

ADQ32 Datasheet



The ADQ32 is a high-end 12-bit dual-channel data acquisition board optimized for use in high-throughput scientific applications. The ADQ32 features:

- One analog channel at 5 GSPS included
- Two analog channels at 2.5 GSPS per channel included
- Sampling rate option at 4 GSPS and 2 GSPS respectively
- 12 bits resolution
- 7 GByte/s sustained data transfer rate to GPU
- 7 GByte/s sustained data transfer rate to CPU
- Two external triggers
- General Purpose Input/Output (GPIO)
- Open FPGA for real-time signal processing
- Firmware option for averaging of records
- Firmware option for pulse analysis



1 ORDERING INFORMATION

ADQ32 is available with a set of options. Follow the procedure to configure the ADQ32. Start with the hardware configurations. These are factory installed and cannot be changed through software commands.

- 1. Select clock rate option -S2G5 (standard) or -S2G0 (optional).
- 2. Select the DC-coupled analog front-end **-DC** (standard). For dual-gain **-PDRX** analog front-end, see 22-2797 ADQ32-PDRX datasheet.
- 3. Select the analog bandwidth -BW1G0 (standard) or -BW2G5 (optional)

Select the firmware options. The firmware FWDAQ is always included. Additional firmware files are distributed as files and can be loaded into the board at any time.

- 4. Data acquisition firmware -FWDAQ is always included
- 5. Select one or several of available firmware packages, -FWATD, -FWPD.
- 6. Select to activate channel combination option for dual-gain pulse detection, -LICPDRX¹.
- Select accessories, open FPGA development kit DEVDAQ, -DEVPD².
- Select extended warranty -W5Y.

The open FPGA is accessed through the design project for each firmware. For **-FWDAQ**, the development kit is **DEVDAQ**. For **-FWPD**, the development kit is **DEVPD**. The **DEVDAQ** is a one-time purchase. The FPGA bit files built from the design project can be used on any ADQ32 with a valid FWDAQ license (included on all units).

¹ See 22-2797 ADQ32-PDRX datasheet for more information about dual-gain channel combination. The ADQ32 can be used with external dual-gain amplifier and channel combination in firmware. The option LICPDRX activates the channel combination for external dual-gain amplifier.

² DEVPD is available in 2024. Contact Teledyne SP Devices for more information.



Table 1 Valid combinations of options

Options	DC-S2G0	DC-S2G5 ³	Comment
Hardware options			
BW1G0 ³	✓	√	Standard
BW2G5		✓	Optional
PCle	✓	✓	Standard
Firmware options			
FWDAQ	✓	√	Always included
FWATD	✓	✓	Optional
FWPD	✓	✓	Optional
LICPDRX ⁴	✓	✓	Optional
Additional accessories			
DAQDEV	✓	✓	Separate item
DAQPD	✓	✓	Separate item
W5Y	✓	✓	Extended warranty ⁵

³ Standard version. If a parameter is not specified, the standard version is delivered.

⁴ See ADQ32-PDRX datasheet 22-2797 for more information about dual-gain channel combination.

⁵ Included warranty is 3 years from the date the product is shipped by Teledyne SP Devices. The option extends the warranty to 5 years from the date the product is shipped by Teledyne SP Devices. Warranty extension must be ordered before included 3 years warranty is expired.



2 ADQ32 INTRODUCTION

2.1 Features

- One and two analog input channels
- 5 and 2.5 GSPS sampling rate per channel
- 12 bits resolution
- DC-coupled with 1 GHz bandwidth (optional 2.5 GHz)
- Programmable DC offset
- Internal and external clock reference
- Internal and external sampling clock
- Clock reference output
- Internal and external triggers
- 8 Gbyte data memory
- 7 GByte/s sustained data streaming to CPU and GPU
- Data interface PCIe Gen3 x8
- Averaging firmware FWATD
- Pulse analysis firmware FWPD

2.2 Applications

- Swept-Source Optical Coherence Tomography (SS-OCT)
- Time-of-flight mass spectrometry
- Distributed Optical Fiber Sensing
- LIDAR
- Scientific instruments
- Scanning acoustic microscopy

2.3 Advantages

- A compact high-performance digitizer that optimize the system solution
- Real-time processing and high data throughput
- Teledyne SP Devices' design services are available for fast integration to reduce time-tomarket

5 (25)



2.4 System design optimization; open FPGA and streaming to CPU and GPU

High-performance data acquisition systems require high speed real-time analysis. ADQ32 offers a variety of options for efficient system design:

Streaming to GPU

ADQ32 supports up to 7 GByte/s peer-to-peer streaming and streaming via pinned buffer to GPU. A GPU offers a powerful platform for implementing application-specific signal processing algorithms.

Streaming to CPU

ADQ32 supports up to 7 GByte/s to host computer. Implementing the application-specific algorithms in the CPU results in an efficient system.

Open FPGA for real-time processing

ADQ32 offers an open FPGA for implementation of the application-specific computations in the FPGA. This gives the most compact system design. Firmware development kit is ordered separately.

Pulse data recording

The hardware option ADQ32-PDRX offers a built-in dual-gain amplifier for pulse data capture with extended dynamic range. See datasheet 22-2797 for more details on the option ADQ32-PDRX.

3 TECHNICAL DATA

Technical parameters are valid for ADQ32 operating with firmware FWDAQ. All parameters are typical unless otherwise noted.



Table 2 Analog input (front panel label A and B) standard bandwidth 1 GHz

Parameter	Condition	Min	Typical	Max	Unit
Basic parameters					
Number of channels	2 channels mode		2		
Sampling rate per channel	2 channels mode	See table Ta	able 4		
Number of channels	1 channel mode		1		
Sampling rate	1 channel mode	See table Ta	able 4		
Bandwidth -3dB	Standard config.		1		GHz
Input range			0.5		Vpp
Input impedance			50		Ω
Coupling			DC		
Connector type		SMA			
Programmable DC-offset					
DC-offset range		-0.25		+0.25	V
Dynamic performance 2 chan	nels mode				
Cross talk	< 1 GHz		-70		dBFS
Noise power density	0 to 1.25 GHz		-148		dBFS/√Hz
SNR	260 MHz, -1dBFS		55		dBc
SFDR	260 MHz, -1dBFS		66		dBc
ENOB relative full scale	10 MHz, -1dBFS		9		bits
ENOB relative full scale	260 MHz, -1dBFS		8.9		bits
ENOB relative full scale	810 MHz, -1dBFS		8.5		bits
Dynamic performance, 1 char	nels mode, no FIR	filter, connec	ctor A ⁶		
SNR	260 MHz, -1dBFS		54		dBc
SFDR	260 MHz, -1dBFS		65		dBc
ENOB relative full scale	10 MHz, -1dBFS		8.9		bits
ENOB relative full scale	260 MHz, -1dBFS		8.8		bits
ENOB relative full scale	810 MHz, -1dBFS		8.5		bits
Dynamic performance, 1 char	nels mode, FIR filte	er ⁷ , connecto	or A ⁶		
SNR	260 MHz, -1dBFS		57		dBc
ENOB relative full scale	10 MHz, -1dBFS		9.2		bits
ENOB relative full scale	260 MHz, -1dBFS		9.2		bits
ENOB relative full scale	810 MHz, -1dBFS		9.1		bits

_

⁶ Performance parameters are valid for 1 channel mode using input A. There are no parameters available for 1 channel mode using input connector B.

 $^{^7}$ Built-in user-programmable digital FIR filter; symmetrical, 17 taps. Filter coefficients used for this test are [57, 92, -279, 21, 704, -720, -1163, 4127, 10784] / 2^{14} .



Table 3 Analog input (front panel A and B) bandwidth option -BW2G58

Parameter	Condition	Min	Typical	Max	Unit
Basic parameters					
Number of channels	2 channels mode		2		
Sampling rate per channel	2 channels mode	See table Ta	able 4		
Number of channels	1 channel mode		1		
Sampling rate	1 channel mode	See table Ta	able 4		
Bandwidth -3dB	Option -BW2G5		2.5		GHz
Input range			0.5		Vpp
Input impedance			50		Ω
Coupling			DC		
Connector type			SMA		
Programmable DC-offset					
DC-offset range		-0.25		+0.25	V
Dynamic performance 2 chan	nels mode, option -	BW2G5			
Cross talk	< 1 GHz		-70		dBFS
Noise power density	0 to 1.25 GHz		-147		dBFS/vHz
SNR	260 MHz, -1dBFS		54		dBc
SFDR	260 MHz, -1dBFS		63		dBc
ENOB relative full scale	10 MHz, -1dBFS		8.8		bits
ENOB relative full scale	260 MHz, -1dBFS		8.8		bits
ENOB relative full scale	810 MHz, -1dBFS		8.6		bits
Dynamic performance, 2 char	nels mode, FIR filte	er ⁹ , option -E	W2G5		
ENOB relative full scale	260 MHz, -1dBFS	bits	9.2		bits
Dynamic performance, 1 char	nel mode, no FIR fi	Iter, option	-BW2G5, con	nector A ¹⁰	
Noise power density	0 to 2.5 GHz		-150		dBFS/vHz
SNR	260 MHz, -1dBFS		54		dBc
SFDR	260 MHz, -1dBFS		65		dBc
ENOB relative full scale	10 MHz, -1dBFS		8.8		bits
ENOB relative full scale	260 MHz, -1dBFS		8.8		bits
ENOB relative full scale	1625MHz,-1dBFS		8.3		bits
Dynamic performance, 1 char	nel mode, FIR filter	r option -BW	/2G5, connec	tor A ¹⁰	
ENOB relative full scale	810 MHz, -1dBFS		9.1		bits

 $^{\rm 8}$ The analog bandwidth option -BW2G5 is factory installed and cannot be altered via software.

⁹ Built-in user-programmable digital FIR filter; symmetrical, 17 taps. Filter coefficients used for this test are $[57, 92, -279, 21, 704, -720, -1163, 4127, 10784] / 2^{14}$.

¹⁰ Performance parameters are valid for 1 channel mode using input A. There are no parameters available for 1 channel mode using input connector B.



Table 4 Clock generator and front panel CLK connector.

Parameter	Condition	Min	Typical	Max	Unit
Internal clock reference					
Frequency			10		MHz
Accuracy			±3		ppm
			±1/year		
Internal sampling clock gene	erator -S2G5 (standa	rd) ¹¹			
Frequency range 1	2 channels	2440	2500	2500 ¹²	MHz
Frequency range 2	2 channels	1840		1970	MHz
Frequency range 1	1 channel	4880	5000	5000	MHz
Frequency range 2	1 channel	3680		3940	MHz
Internal sampling clock gene	erator option -S2G0	11			•
Frequency range 1	2 channels	1930	2000	2075	MHz
Frequency range 2	2 channels	1460		1540	MHz
Frequency range 1	1 channel	3860	4000	4150	MHz
Frequency range 2	1 channel	2920		3080	MHz
External clock reference inp	ut (from front panel	CLK connect	or) ¹³		
Frequency		1	10	500	MHz
Frequency 14	Jitter cleaner	10	10	500	MHz
	enabled	-10 ppm		+10 ppm	
Frequency	Delay line used		10	100	MHz
Delay line tuning range			500		ps
Signal level		0.5		3.3	Vpp
Input impedance	AC		50		Ω
Input impedance	DC		10k		Ω
Input impedance (high) 15	AC		200		Ω
Clock reference output (on f	ront panel CLK conn	ector) ¹⁶			
Frequency			10		MHz
Signal level	Into 50-Ω load		1.2		Vpp
Output impedance	AC		50		Ω
Output impedance	DC		10k		Ω

¹¹ The internal clock generator can generate frequencies in 2 different ranges.

 $^{^{12}}$ The software setting limit. The tolerance with external clock reference is up to 2505 MHz.

¹³ Using a clock reference from an external source to synchronize the ADQ32 to the external source.

 $^{^{14}}$ The jitter cleaner requires the reference frequency to be a multiple of 10 MHz within \pm 10ppm.

¹⁵ Software-selectable high-impedance mode.

¹⁶ The internal clock reference of the ADQ32 is made available to synchronize external equipment.



Parameter	Condition	Min	Typical	Max	Unit		
External direct sampling clock input (from front panel CLK connector) ¹⁷							
Frequency 18		1000		2505	MHz		
Signal level		0.5		3.3	Vpp		
Impedance	AC		50		Ω		
Impedance	DC		10k		Ω		
Physical connector label CLK	1				'		
Connector type		SMA					

 $^{\rm 17}$ Using an external clock while bypassing the internal clock generator.

¹⁸ In single-channel mode, the sampling frequency is 2 times the external clock frequency.

Table 5 Front panel TRIG connector

Parameter	Condition	Min	Typical	Max	Unit
Connector type		SMA			
Used as input (or GPIO)					
Impedance	DC		50		Ω
Impedance (high) 19	DC		500		Ω
Signal level	50-Ω mode	-0.5		3.3	V
Adjustable threshold	50-Ω mode	0		2.8	V
Signal level	High impedance	-0.5		5.5	V
Adjustable threshold	High impedance	0		2.3	V
Pulse repetition frequency	As trigger			10	MHz
Time resolution 20	As trigger		50		ps
Update rate ²⁰	As GPIO			156.25	MHz
Used as output (or GPIO)					
Impedance	DC		50		Ω
Output level high VOH	Into 50-Ω load	1.8			V
Output level low VOL	Into 50-Ω load			0.1	V
Pulse repetition frequency				156.25	MHz

Table 6 Front panel SYNC connector (may be used as a trigger source with larger timing grid)

Parameter	Condition	Min	Typical	Max	Unit
Connector type			SMA		
Used as input (or GPIO)					
Impedance	DC		50		Ω
Impedance (high) 19	DC		500		Ω
Signal range	50-Ω mode	-0.5		3.3	V
Adjustable threshold	50-Ω mode	0		2.8	V
Signal level	High impedance	-0.5		5.5	V
Adjustable threshold	High impedance	0		2.3	V
Pulse repetition frequency	As trigger			10	MHz
Time resolution 20	As trigger		3.2		ns
Update rate ²⁰	As GPIO			156.25	MHz
Used as output (or GPIO)					
Impedance	DC		50		Ω
Output level high VOH	Into 50-Ω load	1.8			V
Output level low VOL	Into 50-Ω load			0.1	V
Pulse repetition frequency				156.25	MHz

¹⁹ Software-selectable high-impedance mode.

 $^{^{20}}$ Timing properties are valid for 2.5 GSPS in 2 channel mode and 5 GSPS in 1 channel mode. Timing properties scale linearly with sampling frequency.



Table 7 Front panel GPIO connector

Parameter	Condition	Min	Typical	Max	Unit
Connector type			SMA		
Used as input					
Impedance			50		Ω
Impedance (high) 19			10		kΩ
Input level high VIH		2			V
Input level low VIL				0.8	V
Update rate ²⁰				156.25	MHz
Used as output					'
Output Impedance			50		Ω
Output level high VOH	Into 50-Ω load	1.5			V
Output level high VOH	No load	3.2			V
Output level low VOL	Into 50-Ω load			0.1	V
Output level low VOL	No load			0.1	V
Update rate ²⁰				156.25	MHz

Table 8 Environment and mechanical parameters

Parameter	Condition	Min	Typical	Max	Unit	
Power and temperature						
Power consumption ²¹	FWDAQ		30		W	
Power supply		10.8	12	13.2	V	
Operating temperature	FWDAQ ²²	0		55	°C	
Operating temperature	FW options ²³	0		45	°C	
Size					·	
Width			1		slot	
Length			225.7		mm	
Height			111.2		mm	
Compliances					·	
RoHS3		Yes				
CE		Yes				
FCC	Exclusion according to CFR 47, part 15, paragraph 15.103(c).					

²¹ Power consumption depends on firmware option and use case. Power consumption is measured during acquisition and streaming of data at 5 Gbyte/s to PC.

²² Operating the ADQ32 with FWDAQ and streaming data up to 7 GBPS.

²³ Using firmware options from Teledyne SP Devices. Custom firmware designs may result in higher power consumption and thereby lower temperature range.



Table 9 Custom GPIO expansion. See section 11.

Parameter	Value
Connector type	40-pin FFC/FPC connector, pitch 0.5 mm
Number of differential IO signals LVDS	8
Number of single-ended IO signals 3.3V	5

Table 10 Data acquisition

Parameter	Condition	Min	Typical	Max	Unit
Rearm time ²⁴				20	ns
Acquisition memory	Shared by all channels		8		Gbyte
(Data FIFO)					
Record length	2 channels mode in steps of 1	2		2 ³² -1	samples
	1 channel mode in steps of 1	2		2 ³² -1	samples
Pretrigger ²⁵	2 channels mode in steps of 8	0		16 360	samples
	1 channel mode in steps of 16	0		16 336	samples
Trigger delay ²⁶	2 channels mode in steps of 8	0		2 ³⁵ -8	samples
	1 channel mode in steps of 16	0		2 ³⁶ -16	samples

Table 11 Data transfer

Parameter	Value	Unit
Supported versions of data transfer standard PCIe	Gen1 / Gen2 / Gen3	
Supported number of lanes ²⁷	1/4/8	
Data rate to CPU sustained with headers	5	GByte/s
Data rate to CPU sustained without headers	7	GByte/s
Data rate to GPU sustained without headers	7	GByte/s
Data rate peer-to-peer to GPU sustained without headers	7	GByte/s

Table 12 Software support

Parameter	Value
Operating system ²⁸	Windows / Linux
GUI	Digitizer Studio
Example code	C, Python
API	C / C++

 $^{^{\}rm 24}$ Minimum time from the last sample of a record to the next trigger.

²⁵ Pre-trigger is set by assigning the parameter "horizontal offset" a negative value

²⁶ Trigger delay is set by assigning the parameter "horizontal offset" a positive value

²⁷ The ADQ32 must be installed in a 16 lanes slot or a slot with a connector with an open end.

²⁸ See 15-1494 Operating system support for a detailed listing of supported distributions.



4 FEATURES FOR DATA FLOW CONTROL, SYNCHRONIZATION AND PROCESSING

The ADQ32 features an advanced machine for flow control, synchronization, and signal processing. The block diagrams are shown in Figure 1 and Figure 2. The features are described in the following tables.




Figure 1 Flow control and synchronization block diagram.

Table 13 Digital signal processing blocks

Object type	Available selections		
Digital Signal Processing	Digital Baseline Stabilizer (DBS)		
Included signal processing in the data	Digital gain		
path for enhanced signal quality.	Digital offset		
	Digital FIR filter		



Table 14 Flow control blocks

Object type	Available selections		
Input ports	Front panel TRIG		
Electrical connections to the ADQ32 for	Front panel SYNC		
real-time operation (excluding the PCIe	Front panel GPIO		
data interface) Used as event source.	Front panel CLK (clock reference or clock input only)		
	Analog channel A		
	Analog channel B		
Event sources	Software command		
Signals for real-time control of activities	External TRIG		
in the firmware of ADQ32.	External SYNC		
	External GPIO		
	Internal periodic event generator		
	Level analog channel A		
	Level analog channel B		
Functions	Pattern generator for timestamp synchronization		
Included operations for real-time control	Pattern generator general purpose, 2 instances		
of activities in the firmware of ADQ32.	Pulse generator, 4 instances		
Output ports	Front panel TRIG		
Electrical connections to the ADQ32 for	Front panel SYNC		
real-time operation (excluding the PCIe	Front panel GPIO		
data interface).	Front panel CLK (clock reference output only)		

Table 15 Firmware functions for flow control

Function	Modes/selections Event sources as stimuli		
Pattern generator for	Software command		
timestamp	External TRIG		
synchronization	External SYNC		
Control the time of		Internal periodic event generator	
the ADQ32.			
Pulse generator	Rising edge	Software command	
Control output pulse	Falling edge	External TRIG	
shapes. Three	Pulse length	External SYNC	
instances.	Polarity	Internal periodic event generator	
Pattern generator	Once	Software command	
general purpose	Window	External TRIG	
For example, used for	Gate	External SYNC	
trigger blocking.	Trigger counter	Internal periodic event generator	



Table 16 Firmware functions for acquisition

Function	Modes	Event Sources as stimuli / control
Trigger		Software command
Initiate the acquisition		External TRIG
of a data record.		External SYNC
		Internal periodic event generator
		Level analog channel A
		Level analog channel B
Data acquisition	Fixed record length	Selected Trigger
modes	Dynamic record length (zero	
Configurations for	suppression)	
sending digital data to		
the host PC.		
Data transfer modes	Streaming with header	User set-up
Transport to CPU /	Streaming without header	
GPU		




Figure 2 Clock generation block diagram.

Table 17 Clock generation

Function	Modes	
Clock reference source	Internal	
Phase and frequency reference for the	External	
clock system.	External with jitter cleaner and/or delay line	
Sampling clock sources	Internal clock generator	
Actual clock for taking the samples of the	Direct external clock	
analog data.		
Clock output	Selected clock reference	



5 **FIRMWARE**

5.1 **FWDAQ**

The FWDAQ is included with all digitizers. The firmware includes control of the hardware and recording of data.

The dual-gain channel combination included in FWDAQ requires a separate license for ADQ32.

5.2 **FWATD**

The FWATD is optional. It includes thresholding for noise suppression and accumulations of waveforms. See datasheet 22-2912 for more details.

The dual-gain channel combination included in FWATD requires a separate license for ADQ32.

FWPD 5.3

The FWPD is optional. It includes detection and analysis of pulses. See datasheet 23-3028 for more details.

The dual-gain channel combination is included in FWPD requires a separate license for ADQ32.

5.4 Managing firmware

The digitizer supports multiple firmware images. Note the following about managing firmware images:

- The non-volatile memory on the digitizer can store up to four different firmware images (including the active firmware). Use the tool ADQAssist to change firmware and to upload new images to the digitizer.
- Each hardware can include a license for multiple firmware options. If all firmware images cannot be stored on the device, some may need be stored on the host computer for manual reprogramming via ADQAssist.
- The digitizer (and the enclosing host computer) must be power cycled for the firmware switch to be completed. This is required to let the PCle bus enumerate with the new firmware.
- Some firmware features require a valid license key to activate. See the ordering information section for details about available firmware features.
- Switching mode between one channel at 5 GSPS and two channels at 2.5 GSPS requires switching the digitizer firmware image.

17 (25)



6 ABSLOUTE MAXIMUM RATINGS

Table 18 Absolute maximum ratings

Parameter	Condition	Min	Max	Unit
Power supply to GND		-0.4	14	V
Operating temperature 29		0	55	°C
Analog in to GND		-1.75	+1.75	V
TRIG to GND	50-Ω mode	-2	5	V
SYNC to GND	50-Ω mode	-2	5	V
TRIG to GND	500-Ω mode	-2	6	V
SYNC to GND	500-Ω mode	-2	6	V
CLK REF to GND AC amplitude			5	Vpp
CLK REF to GND DC-level		-5	5	V
GPIO to GND		-1.5	5	V
FFC / FPC differential signal to GND	Powered ³⁰	-0.5	2.3	V
	Not powered ³⁰	-0.5	0.5	V
FFC / FPC single-ended signal to GND	Powered ³⁰	-0.3	3.8	V
	Not powered ³⁰	-0.3	0.5	V

Exposure to conditions exceeding these ratings may reduce lifetime or permanently damage the digitizer. The digitizer with PCIe format has a built-in fan to cool the device. The built-in temperature monitoring unit will protect the digitizer from overheating by temporarily shutting down parts of the device in an overheat situation.

The SMA connectors have an expected lifetime of 500 operations. For frequent connecting and disconnecting of cables, connector savers are recommended.

The ADQ32 has a built-in overheat protection to prevent damage from overheat. The ADQ35 may therefore shut down at lower temperature than the absolute maximum.

The overheat conditions is depending on the load of the FPGA. For Teledyne SP Devices provided firmware options, see recommended operating conditions in Table 8. For custom firmware the temperature range has to be evaluated from case to case.

²⁹ The absolute maximum temperature is the range where it is allowed to start the board.

³⁰ The absolute maximum ratings depend on whether the ADQ32 is powered or not. It is recommended to use the respective power rail in the FFC connector to power or enable the external drivers to avoid driving overvoltage into an unpowered digitizer. Use the 1.8 V rail for the differential signals and 3.3 V for the single-ended signals.

7 TYPICAL PERFORMANCE

7.1 Frequency response




Figure 3 Frequency response, typical performance BW1G0.

7.2 FFT




Figure 4 FFT typical performance 2.5 GSPS BW1G0.




Figure 5 FFT typical performance at 5 GSPS, BW1G0




Figure 6 FFT typical performance 5 GSPS, using digital FIR filter, BW1G0.



8 TYPICAL PERFORMANCE BANDWIDTH OPTION -BW2G5

8.1 Frequency response




Figure 7 Frequency response, analog bandwidth option -BW2G5.

8.2 FFT




Figure 8 FFT typical performance 2.5 GSPS, analog bandwidth option -BW2G5.




Figure 9 FFT typical performance at 5 GSPS, analog bandwidth option -BW2G5




Figure 10 FFT typical performance 5 GSPS, using digital FIR filter, analog bandwidth option -BW2G5

9 BLOCK DIAGRAM




Figure 11 Block diagram.

Figure 11 shows a block diagram of ADQ32 in 2channels mode. The boxes "User Logic" are open for custom real-signal processing thought the firmware development kit (purchased separately).

10 HOST PC INTERFACE PCIE

The ADQ32-PCIe is powered from the power supply of the PC via a PCI Express 6-pin (2x3) auxiliary power supply connector. The connection in the cable should be as in Figure 12. A suitable connector is for example Molex 45559-0002. It is important that the auxiliary power supply is turned on immediately when the PC starts. Otherwise, the digitizer will not be recognized on the PCI Express bus.




Figure 12 Power supply connection. Cable connector, looking into the connector end.



11 GPIO EXPANSION

The FCP connector allows direct access to the FPGA for building custom expansion boards. The FCP connector requires custom firmware and is accessible through the FPGA development kit. The ADQ32 user guide document number 21-2539 contains a description of connector.

Note that this connector is connected directly to the FPGA. Damage caused by custom hardware failure is not covered by warranty.

Contact Teledyne SP Devices' sales representative for more information.



Figure 13 ADQ32 photo showing GPIO expansion connection on the top side.

12 MECHANICAL DRAWING




Figure 14 Mechanical drawing.

13 REFERENCES

Refer to TSPD's web site spdevices.com for the latest version of documents.

- 15-1494 Supported operating systems
- 18-2059 ADQUpdater user guide
- 20-2507 ADQ3 series development kit user guide
- 20-2521 ADQAssist user guide
- 21-2539 ADQ3 series user guide
- 22-2797 ADQ32-PDRX datasheet
- 22-2912 ADQ3 FWATD datasheet
- 23-3028 ADQ3 FWPD datasheet





Important Information

Teledyne Signal Processing Devices Sweden AB (Teledyne SP Devices) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to Teledyne SP Devices' general terms and conditions supplied at the time of order acknowledgment.

Teledyne SP Devices warrants that each product will be free of defects in materials and workmanship and conform to specifications set forth in published data sheets, for a period of three (3) years. The warranty commences on the date the product is shipped by Teledyne SP Devices. Teledyne SP Devices' sole liability and responsibility under this warranty is to repair or replace any product which is returned to it by Buyer and which Teledyne SP Devices determines does not conform to the warranty. Product returned to Teledyne SP Devices for warranty service will be shipped to Teledyne SP Devices at Buyer's expense and will be returned to Buyer at Teledyne SP Devices' expense. Teledyne SP Devices will have no obligation under this warranty for any products which (i) has been improperly installed; (ii) has been used other than as recommended in Teledyne SP Devices' installation or operation instructions or specifications; or (iii) has been repaired, altered or modified by entities other than Teledyne SP Devices. The warranty of replacement products shall terminate with the warranty of the product. Buyer shall not return any products for any reason without the prior written authorization of Teledyne SP Devices.

In no event shall Teledyne SP Devices be liable for any damages arising out of or related to this document or the information contained in it.

TELEDYNE SP DEVICES' EXPRESS WARRANTY TO BUYER CONSTITUTES TELEDYNE SP DEVICES' SOLE LIABILITY AND THE BUYER'S SOLE REMEDY WITH RESPECT TO THE PRODUCTS AND IS IN LIEU OF ALL OTHER WARRANTIES, LIABILITIES AND REMEDIES. EXCEPT AS THUS PROVIDED, TELEDYNE SP DEVICES DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING ANY WARRANTY OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT.

TELEDYNE SP DEVICES DOES NOT INDEMNIFY, NOR HOLD THE BUYER HARMLESS, AGAINST ANY LIABILITIES, LOSSES, DAMAGES AND EXPENSES (INCLUDING ATTORNEY'S FEES) RELATING TO ANY CLAIMS WHATSOEVER. IN NO EVENT SHALL TELEDYNE SP DEVICES BE LIABLE FOR SPECIAL, INCIDENTAL OR CONSEQUENTIAL DAMAGES, INCLUDING LOST PROFIT, LOST DATA AND THE LIKE, DUE TO ANY CAUSE WHATSOEVER. NO SUIT OR ACTION SHALL BE BROUGHT AGAINST TELEDYNE SP DEVICES MORE THAN ONE YEAR AFTER THE RELATED CAUSE OF ACTION HAS ACCRUED. IN NO EVENT SHALL THE ACCRUED TOTAL LIABILITY OF TELEDYNE SP DEVICES FROM ANY LAWSUIT, CLAIM, WARRANTY OR INDEMNITY EXCEED THE AGGREGATE SUM PAID TO SP BY BUYER UNDER THE ORDER THAT GIVES RISE TO SUCH LAWSUIT, CLAIM, WARRANTY OR INDEMNITY.

Worldwide Sales and Technical Support

www.spdevices.com

Teledyne SP Devices Corporate Headquarters

Teknikringen 8D SE-583 30 Linköping

Sweden

Phone: +46 (0)13 465 0600 Fax: +46 (0)13 991 3044 Email: <u>info@spdevices.com</u>

Copyright © 2024 Teledyne Signal Processing Devices Sweden AB. All rights reserved, including those to reproduce this publication or parts thereof in any form without permission in writing from Teledyne SP Devices.