

## ADQ35-WB Datasheet



The ADQ35-WB is a high-end 12-bit dual-channel data acquisition board optimized for high-throughput scientific applications. The ADQ35-WB features:

- One analog channel at 10 GSPS
- Two analog channels at 5 GSPS per channel
- 9 GHz usable analog bandwidth
- 12 bits resolution
- 14 Gbyte/s sustained data transfer rate to GPU
- 14 Gbyte/s sustained data transfer rate to CPU
- Two external triggers
- General purpose input/output (GPIO)
- Open FPGA for real-time signal processing
- Firmware option for averaging of records
- Firmware option for pulse analysis
- 10-bit data compression for continuous streaming to GPU

## 1 ORDERING INFORMATION

ADQ35-WB is available with a set of options listed in Table 1. Selection is done in three steps:

1. Select analog front-end configuration among related products.
2. Select the firmware options. The firmware FWDAQ is always included. Additional firmware options can be loaded into the board at any time.
3. Add additional features.

**Table 1 Ordering information**

| Order code   | Description   | Datasheet      | User guide |
|--|---|----------------|------------|
| <b>Related products: Hardware analog front-end options<sup>1</sup></b> |   |                |            |
| <b>ADQ35-WB</b>  | AC-coupled wideband front-end. This document  | <b>20-2509</b> | 21-2539    |
| <b>ADQ35</b>   | General purpose DC coupled front-end  | 22-2918        | 21-2539    |
| <b>ADQ35-PDRX</b>  | Built-in dual-gain front-end for pulse data   | 22-2919        | 21-2539    |
| <b>Firmware options</b>  |   |                |            |
| <b>-FWDAQ</b>  | Included data acquisition firmware. This document.  | <b>20-2509</b> | 21-2539    |
| <b>-FWATD</b>  | Firmware advanced time domain. Add thresholding and waveform averaging in FPGA  | 22-2912        | 21-2539    |
| <b>-FWPD</b>   | Firmware pulse detection. Detect and analyze pulses in FPGA.  | 23-3028        | 21-2539    |
| <b>-FWOCT<sup>2</sup></b>  | Firmware for Swept-Source OCT signal conditioning. K-space re-mapping, dispersion compensation, background subtraction, FFT | 23-3019        | 23-3000    |
| <b>Additional features</b>   |   |                |            |
| <b>DEVDAQ<sup>3</sup></b>  | Open FPGA for <b>FWDAQ</b>  |                | 20-2507    |
| <b>-W5Y</b>  | Extended warranty 5 years   |                |            |

<sup>1</sup> The hardware options are factory installed and cannot be retrofit.

<sup>2</sup> Contact Teledyne SP Devices for information about availability.

<sup>3</sup> The development kit **DEVDAQ** opens the FPGA for the user to add custom functions. **DEVDAQ** is a one-time purchase. The FPGA bit files built from the design project using **DEVDAQ** can be used on any ADQ35-WB with a valid **FWDAQ** license.

## 2 ADQ35-WB INTRODUCTION

### 2.1 Features

- One and two analog input channels
- 10, 8, or 6 GSPS sampling rates in single channel mode
- 5, 4, or 3 GSPS sampling rate per channel in dual channel mode
- 12 bits resolution
- AC-coupled with usable bandwidth 250 kHz – 9 GHz
- Internal and external clock reference
- Clock reference output
- Internal and external triggers
- 8 Gbyte data memory
- 14 Gbyte/s sustained data streaming to CPU and GPU
- Data format 16-bit MSB aligned or 8 bits compression
- Compression to 10 or 12 bits for streaming to GPU
- Data interface PCIe Gen3 x16
- Averaging firmware FWATD
- Pulse analysis firmware FWPD
- Open FPGA enables custom digital down-conversion firmware

### 2.2 Applications

- Satellite monitoring
- RF IC test
- Radar
- Wireless communication
- Swept-Source Optical Coherence Tomography (SS-OCT)
- LIDAR
- Scientific instruments
- Distributed fiber optic sensing
- Software defined radio

### 2.3 Advantages

- A compact high-performance digitizer that optimizes the system solution
- Real-time processing and high data throughput
- Teledyne SP Devices' design services are available for fast integration to reduce time-to-market
- Superior linearity and bandwidth for RF systems

## 2.4 System design optimization; open FPGA and streaming to CPU and GPU

High-performance data acquisition systems require high-speed real-time analysis. ADQ35-WB offers a variety of options for efficient system design:

### Streaming to GPU

ADQ35-WB supports up to 14 Gbyte/s sustained peer-to-peer streaming and streaming via pinned buffer to GPU. A GPU offers a powerful platform for implementing application-specific signal processing algorithms. Compressing the data to 10 bits allows continuous streaming to GPU for implementation of multi-band receivers.

### Streaming to CPU

ADQ35-WB supports up to 14 Gbyte/s sustained streaming to host computer. Implementation of application-specific algorithms in the CPU results in an efficient system.

### Open FPGA for real-time processing

ADQ35-WB offers an open FPGA for implementation of the application-specific computations in the FPGA. This gives the most compact system design. The firmware development kit is ordered separately.

### Digital Down-Conversion

Digital Down-Conversion (DDC) can be implemented in the open FPGA through the development kit DEVDAQ to reduce the data rate from the ADQ35-WB. This is useful when sending data to a CPU or to a disk. Using the 10-bit compression, all data can be streamed to a GPU and DDC and channelizers can be implemented in the GPU.

### Usable analog bandwidth

Even though the traditional -3dB point is at 7 GHz, the frequency band up to 9 GHz has a smooth roll-off. It is thus possible to place the analog signal in this band and adjust the input power to match the attenuation of the ADQ35-WB. The digitizer is AC-coupled, and the lower 3-dB frequency is 500 kHz or lower (typically 250 kHz).

### 3 TECHNICAL DATA

Technical parameters are valid for ADQ35-WB operating with firmware FWDAQ. All parameters are typical unless otherwise noted.

**Table 2 Analog input (front panel A and B)**

| Parameter  | Condition        | Min | Typical | Max | Unit            |
|--|------------------|-----|---------|-----|-----------------|
| <b>Basic parameters</b>  |                  |     |         |     |                 |
| Bandwidth lower  | -3 dB            |     | 250     | 500 | kHz             |
| Bandwidth upper  | -3 dB            |     | 7       |     | GHz             |
| Usable bandwidth   |                  |     | 9       |     | GHz             |
| Input range  |                  |     | 1.4     |     | V <sub>pp</sub> |
| Input impedance  | AC               |     | 50      |     | Ω               |
| Input impedance  | DC               |     | 10      |     | kΩ              |
| Coupling   |                  | AC  |         |     |                 |
| Connector type   |                  | SMA |         |     |                 |
| <b>Dynamic performance 2 channels mode at 5 GSPS</b>                           |                  |     |         |     |                 |
| Crosstalk  | < 5 GHz          |     | -60     |     | dB              |
| Noise power density  | 0 to 2.5 GHz     |     | -149    |     | dBFS/Hz         |
| SNR  | Up to 2 GHz      |     | 53.5    |     | dBc             |
| SFDR   | Up to 2 GHz      |     | 58      |     | dBc             |
| IM3  | 1.6 GHz, -7 dBFS |     | -70     |     | dBc             |
| IM3  | 5.9 GHz, -7 dBFS |     | -47     |     | dBc             |
| ENOB relative full scale   | 100MHz, -1 dBFS  |     | 8.8     |     | bits            |
| ENOB relative full scale   | 2 GHz, -1 dBFS   |     | 8.5     |     | bits            |
| <b>Dynamic performance, 1 channel mode at 10 GSPS, connector A<sup>4</sup></b> |                  |     |         |     |                 |
| Noise power density  | 0 to 5 GHz       |     | -152    |     | dBFS/Hz         |
| SNR  | Up to 2 GHz      |     | 53      |     | dBc             |
| SFDR   | Up to 2 GHz      |     | 58      |     | dBc             |
| IM3  | 1.6 GHz, -7 dBFS |     | -70     |     | dBc             |
| IM3  | 5.9 GHz, -7 dBFS |     | -47     |     | dBc             |
| ENOB relative full scale   | 100MHz, -1 dBFS  |     | 8.7     |     | bits            |
| ENOB relative full scale   | 2 GHz, -1 dBFS   |     | 8.4     |     | bits            |

<sup>4</sup> Performance parameters are valid for 1 channel mode using input A. There are no parameters available for 1 channel mode using input connector B.

**Table 3 Clock generator and front panel CLK connector.**

| Parameter   | Condition              | Min           | Typical       | Max                | Unit   |
|---|------------------------|---------------|---------------|--------------------|--------|
| <b>Internal clock reference</b>   |                        |               |               |                    |        |
| Frequency   |                        |               | 10            |                    | MHz    |
| Accuracy  |                        |               | ±3<br>±1/year |                    | ppm    |
| <b>Internal sampling clock generator <sup>5</sup></b>                           |                        |               |               |                    |        |
| Frequency range 1   | 2 channels             |               | 5000          | 5050 <sup>6</sup>  | MHz    |
| Frequency range 2   | 2 channels             |               | 4000          |                    | MHz    |
| Frequency range 3   | 2 channels             |               | 3000          |                    | MHz    |
| Frequency range 1   | 1 channel              |               | 10000         | 10100 <sup>6</sup> | MHz    |
| Frequency range 2   | 1 channel              |               | 8000          |                    | MHz    |
| Frequency range 3   | 1 channel              |               | 6000          |                    | MHz    |
| Jitter  | 10 kHz - 20 MHz        |               | 150           |                    | fs RMS |
| <b>External clock reference input (front panel CLK connector)<sup>7 8</sup></b> |                        |               |               |                    |        |
| Frequency   |                        | 0.4           | 10            | 500                | MHz    |
| Frequency <sup>9</sup>  | Jitter cleaner enabled | 10<br>-10 ppm | 10            | 500<br>+10 ppm     | MHz    |
| Frequency   | Delay line used        |               | 10            | 100                | MHz    |
| Delay line tuning range   |                        |               | 500           |                    | ps     |
| Signal level  |                        | 0.5           |               | 3.3                | Vpp    |
| Input impedance   | AC                     |               | 50            |                    | Ω      |
| Input impedance   | DC                     |               | 10k           |                    | Ω      |
| Input impedance (high) <sup>10</sup>  | AC                     |               | 200           |                    | Ω      |
| Connector type  |                        |               | SMA           |                    |        |
| <b>Clock reference output (front panel CLK connector)<sup>11</sup></b>          |                        |               |               |                    |        |
| Frequency   |                        |               | 10            |                    | MHz    |
| Signal level  | Into 50-Ω load         |               | 1.2           |                    | Vpp    |
| Output impedance  | AC                     |               | 50            |                    | Ω      |
| Output impedance  | DC                     |               | 10k           |                    | Ω      |

<sup>5</sup> The internal clock generator can generate frequencies in three different ranges.

<sup>6</sup> If the external clock reference deviates from its nominal value, the clock frequency can differ from expected. This is the maximum value where operation can be maintained.

<sup>7</sup> Clock reference from an external source to synchronize the ADQ35-WB to the external source.

<sup>8</sup> To minimize sampling clock jitter, the external reference should have as steep edges as possible. Therefore, a square wave with sharp edges is preferred over a sinewave, particularly at lower reference frequencies and amplitudes.

<sup>9</sup> The jitter cleaner requires the reference frequency to be a multiple of 10 MHz within ± 10 ppm.

<sup>10</sup> Software-selectable high-impedance mode.

<sup>11</sup> The internal clock reference of the ADQ35-WB can be made available to synchronize external equipment.

**Table 4 Front panel TRIG connector**

| Parameter                       | Condition      | Min  | Typical | Max    | Unit |
|---------------------------------|----------------|------|---------|--------|------|
| Connector type                  |                | SMA  |         |        |      |
| <b>Used as input (or GPIO)</b>  |                |      |         |        |      |
| Impedance                       |                |      | 50      |        | Ω    |
| Impedance (high) <sup>12</sup>  |                |      | 500     |        | Ω    |
| Signal level                    | 50-Ω mode      | -0.5 |         | 3.5    | V    |
| Adjustable threshold            | 50-Ω mode      | 0    |         | 2.8    | V    |
| Signal level                    | High impedance | -0.5 |         | 5.5    | V    |
| Adjustable threshold            | High impedance | 0    |         | 2.3    | V    |
| Pulse repetition frequency      | As trigger     |      |         | 10     | MHz  |
| Time resolution <sup>13</sup>   | As trigger     |      | 50      |        | ps   |
| Update rate <sup>13</sup>       | As GPIO        |      |         | 156.25 | MHz  |
| <b>Used as output (or GPIO)</b> |                |      |         |        |      |
| Impedance                       |                |      | 50      |        | Ω    |
| Output level high VOH           | Into 50-Ω load | 1.8  |         |        | V    |
| Output level low VOL            | Into 50-Ω load |      |         | 0.1    | V    |
| Pulse repetition frequency      |                |      |         | 156.25 | MHz  |

**Table 5 Front panel SYNC connector (may be used as a trigger source with larger timing grid)**

| Parameter                       | Condition      | Min  | Typical | Max    | Unit |
|---------------------------------|----------------|------|---------|--------|------|
| Connector type                  |                | SMA  |         |        |      |
| <b>Used as input (or GPIO)</b>  |                |      |         |        |      |
| Impedance                       |                |      | 50      |        | Ω    |
| Impedance (high) <sup>12</sup>  |                |      | 500     |        | Ω    |
| Signal range                    | 50-Ω mode      | -0.5 |         | 3.5    | V    |
| Adjustable threshold            | 50-Ω mode      | 0    |         | 2.8    | V    |
| Signal level                    | High impedance | -0.5 |         | 5.5    | V    |
| Adjustable threshold            | High impedance | 0    |         | 2.3    | V    |
| Pulse repetition frequency      | As trigger     |      |         | 10     | MHz  |
| Time resolution <sup>13</sup>   | As trigger     |      | 3.2     |        | ns   |
| Update rate <sup>13</sup>       | As GPIO        |      |         | 156.25 | MHz  |
| <b>Used as output (or GPIO)</b> |                |      |         |        |      |
| Impedance                       |                |      | 50      |        | Ω    |
| Output level high VOH           | Into 50-Ω load | 1.8  |         |        | V    |
| Output level low VOL            | Into 50-Ω load |      |         | 0.1    | V    |
| Pulse repetition frequency      |                |      |         | 156.25 | MHz  |

<sup>12</sup> Software-selectable high-impedance mode, suitable for source terminated signals.

<sup>13</sup> Timing properties are valid for 5 GSPS in 2 channel mode and 10 GSPS in 1 channel mode. Timing properties scale linearly with sampling frequency.

**Table 6 Front panel GPIO connector**

| Parameter                            | Condition      | Min | Typical | Max    | Unit |
|--------------------------------------|----------------|-----|---------|--------|------|
| <b>Connector type</b>                |                |     | SMA     |        |      |
| <b>Used as input</b>                 |                |     |         |        |      |
| <b>Impedance</b>                     |                |     | 50      |        | Ω    |
| <b>Impedance (high)<sup>14</sup></b> |                |     | 10      |        | kΩ   |
| <b>Input level high VIH</b>          |                | 2   |         |        | V    |
| <b>Input level low VIL</b>           |                |     |         | 0.8    | V    |
| <b>Update rate<sup>15</sup></b>      |                |     |         | 156.25 | MHz  |
| <b>Used as output</b>                |                |     |         |        |      |
| <b>Output Impedance</b>              |                |     | 50      |        | Ω    |
| <b>Output level high VOH</b>         | Into 50-Ω load | 1.5 |         |        | V    |
| <b>Output level high VOH</b>         | No load        | 3.2 |         |        | V    |
| <b>Output level low VOL</b>          | Into 50-Ω load |     |         | 0.1    | V    |
| <b>Output level low VOL</b>          | No load        |     |         | 0.1    | V    |
| <b>Update rate<sup>15</sup></b>      |                |     |         | 156.25 | MHz  |

**Table 7 Environment and mechanical parameters**

| Parameter                             | Condition  | Min  | Typical | Max  | Unit |
|---------------------------------------|--|------|---------|------|------|
| <b>Power and temperature</b>          |  |      |         |      |      |
| <b>Power consumption<sup>16</sup></b> | FWDAQ  |      | 48      |      | W    |
| <b>Supply voltage</b>                 |  | 10.8 | 12      | 13.2 | V    |
| <b>Operating temperature</b>          | FWDAQ <sup>17</sup>  | 0    |         | 55   | °C   |
| <b>Operating temperature</b>          | FW options <sup>18</sup>                                     | 0    |         | 45   | °C   |
| <b>Size</b>                           |  |      |         |      |      |
| <b>Width 1 slot</b>                   |  |      | 18.42   |      | mm   |
| <b>Length</b>                         |  |      | 269.55  |      | mm   |
| <b>Height</b>                         |  |      | 111.15  |      | mm   |
| <b>Weight</b>                         |  |      | 600     |      | g    |
| <b>Compliances</b>                    |  |      |         |      |      |
| <b>RoHS3</b>                          |  |      | Yes     |      |      |
| <b>CE</b>                             |  |      | Yes     |      |      |
| <b>FCC</b>                            | Exclusion according to CFR 47, part 15, paragraph 15.103(c). |      |         |      |      |

<sup>14</sup> Software-selectable high-impedance mode, suitable for source terminated signals.

<sup>15</sup> Timing properties are valid for 5 GSPS in 2 channel mode and 10 GSPS in 1 channel mode. Timing properties scale linearly with sampling frequency.

<sup>16</sup> Power consumption depends on firmware option and use case. Power consumption is measured during acquisition and streaming of data at 14 Gbyte/s to PC.

<sup>17</sup> Operating the ADQ35-WB with FWDAQ and streaming data up to 14 Gbyte/s.

<sup>18</sup> Using firmware options from Teledyne SP Devices. Custom firmware designs may result in higher power consumption and thereby a reduced temperature range.



**Table 8 Custom GPIO expansion. See section 10.**

| Parameter   | Value  |
|---|--|
| Connector type  | 40-pin FFC/FPC connector, pitch 0.5 mm                 |
| Number of differential LVDS input signals <sup>19</sup> | 8  |
| Number of single-ended 3.3-V LVCMOS I/O signals         | 5  |
| Control bus   | I2C, 3.3 V   |
| Power supply  | 1.8 V, max 300 mA<br>3.3 V, max 1 A<br>5 V, max 600 mA |

**Table 9 Software support**

| Parameter                      | Value                 |
|--------------------------------|-----------------------|
| Operating system <sup>20</sup> | Windows / Linux       |
| GUI                            | Digitizer Studio      |
| Example code                   | C, Python             |
| API                            | C / C++               |
| High-level API                 | LabVIEW / MATLAB / C# |

**Table 10 Data transfer<sup>21</sup>**

| Parameter   | Value                 | Unit    |
|---|-----------------------|---------|
| Supported versions of the PCIe data transfer standard | Gen1 / Gen2 / Gen3    |         |
| Supported number of lanes <sup>22 23</sup>            | 1 / 4 / 8 / 16        |         |
| Sustained data rate to CPU / GPU                      | 14                    | Gbyte/s |
| Sustained data rate peer-to-peer to GPU               | 14                    | Gbyte/s |
| Data format to CPU <sup>24</sup>                      | 32 / 16 / 8           | bits    |
| Data format for streaming to GPU                      | 32 / 16 / 12 / 10 / 8 | bits    |

<sup>19</sup> The port can be set to output through the open FPGA development kit DEVDAQ.

<sup>20</sup> See 15-1494 for a detailed listing of supported distributions.

<sup>21</sup> This is the data rate that the ADQ35-WB supports. Other parts of the system may limit the performance.

<sup>22</sup> The ADQ35-WB must be installed in a 16 lanes slot or a slot with a connector with an open end. If a shorter connector is used, the number of lanes and the maximum data rate is limited.

<sup>23</sup> Bifurcation is required for 16 lanes.

<sup>24</sup> Default is 16 bits MSB-aligned.

**Table 11 Data acquisition**

| Parameter                             | Condition / Description        | Min  | Typical | Max         | Unit    |
|---------------------------------------|--------------------------------|--|---------|-------------|---------|
| <b>Rearm time<sup>25</sup></b>        |                                |  |         | 20          | ns      |
| <b>Acquisition memory (data FIFO)</b> | Shared by all channels         |  | 8       |             | Gbyte   |
| <b>Record length</b>                  | 2 channels mode in steps of 1  | 2  |         | $2^{32}-1$  | samples |
|                                       | 1 channel mode in steps of 1   | 2  |         | $2^{32}-1$  | samples |
| <b>Pre-trigger<sup>26</sup></b>       | 2 channels mode in steps of 16 | 0  |         | 16 336      | samples |
|                                       | 1 channel mode in steps of 32  | 0  |         | 16 288      | samples |
| <b>Trigger delay<sup>27</sup></b>     | 2 channels mode in steps of 16 | 0  |         | $2^{35}-16$ | samples |
|                                       | 1 channel mode in steps of 32  | 0  |         | $2^{36}-32$ | samples |
| <b>Trigger sources<sup>28</sup></b>   | Start recording a set of data  | External "TRIG", "SYNC" and "GPIO"<br>Logic OR of external sources<br>Channel<br>Logic OR of channels<br>Internal generators<br>Software |         |             |         |
| <b>Recording modes</b>                | Record length setting          | Static (set by user)<br>Dynamic (data controlled)<br>Gated (trigger controlled)<br>Continuous (unlimited)                                |         |             |         |
| <b>Timestamp reset</b>                | Reset or synchronize timestamp | External "TRIG", "SYNC" and "GPIO"<br>Software<br>Internal periodic pulse generator  |         |             |         |

<sup>25</sup> Minimum time from the last sample of a record to the next trigger.

<sup>26</sup> Pre-trigger is set by assigning the parameter "horizontal offset" a negative value.

<sup>27</sup> Trigger delay is set by assigning the parameter "horizontal offset" a positive value.

<sup>28</sup> Trigger sources can be synchronized to clock reference for synchronous systems

#### 4 FEATURES FOR DATA FLOW CONTROL, SYNCHRONIZATION AND PROCESSING

Table 12 Digital signal processing blocks

| Object                            | Description  |
|-----------------------------------|--|
| Digital Baseline Stabilizer (DBS) | Track and adjust the baseline to target level        |
| Digital gain                      | Digital scaling of the signal                        |
| Digital offset                    | Add digital offset to signal                         |
| Digital FIR filter                | User controlled 17 tap FIR filter                    |
| Sample skip                       | Skip samples after filtering to adjust sampling rate |

Table 13 Pattern generators

| Object                   | Description                               |
|--------------------------|---|
| Pattern generator        | 2 instances of general pattern generators |
| Periodic pulse generator | 4 instances of periodic pulse generator   |




Figure 1 Clock generation block diagram.

Table 14 Clock generation

| Function   | Modes  |
|--|--|
| <b>Clock reference</b><br>Phase and frequency reference for the clock system | Internal<br>External through SMA connector CLK<br>External with jitter cleaner and/or delay line |
| <b>Sampling clock</b><br>ADC sampling clock                                  | Internal clock generator   |
| <b>Clock reference output</b>  | Internal clock reference (if selected as source)   |

## **5 FIRMWARE**

### **5.1 FWDAQ**

The FWDAQ, “Firmware data acquisition” is included with all digitizers. The firmware enables control of the hardware and recording of data.

### **5.2 FWATD**

The FWATD, “Firmware advanced time domain” is a specialized firmware sold separately. It provides functions for thresholding for noise suppression and advanced accumulations/averaging of waveforms. See datasheet 22-2912 for more details.

### **5.3 FWPD**

The FWPD, “Firmware pulse detection”, is a specialized firmware sold separately. It provides functions for detection and analysis of pulses. See datasheet 23-3028 for more details.

### **5.4 Managing firmware**

The ADQ35-WB includes methods for managing different firmware options:

- The non-volatile memory on the digitizer can store up to four different firmware images, including the active firmware. The tool ADQAssist is used to change active image and to upload new images to the digitizer.
- Each hardware can include a license for multiple firmware images.
- If all firmware images of interest cannot be stored on the device, some may need be stored on the host computer for manual reprogramming via ADQAssist.
- The digitizer and the host computer must be power cycled to complete the switch of firmware image. This is required to let the PCIe bus enumerate with the new firmware.
- Some firmware features require a valid license key to activate. See the ordering information section 1 for details about available firmware features.
- Switching mode between one channel at 10 GSPS and two channels at 5 GSPS requires switching the digitizer firmware image.

## 6 ABSOLUTE MAXIMUM RATINGS

Table 15 Absolute maximum ratings

| Parameter                                   | Condition                 | Min  | Max | Unit             |
|---|---------------------------|------|-----|------------------|
| <b>Power supply</b>                         |                           | -0.4 | 14  | V                |
| <b>Operating temperature<sup>29</sup></b>   |                           | 0    | 55  | °C               |
| <b>Storage temperature</b>                  |                           | -40  | 70  | °C               |
| <b>Analog in</b>                            | AC                        |      | 5   | V <sub>RMS</sub> |
|   | DC                        | -5   | +5  | V                |
| <b>TRIG, SYNC in 50-Ω mode</b>              | Powered                   | -2   | 5   | V                |
|   | Not powered               | -2   | 2   | V                |
| <b>TRIG, SYNC in 500-Ω mode</b>             | Powered                   | -2   | 6   | V                |
|   | Not powered               | -2   | 2   | V                |
| <b>CLK REF</b>                              | AC                        |      | 5   | V <sub>pp</sub>  |
|   | DC                        | -5   | 5   | V                |
| <b>GPIO</b>                                 | Powered                   | -1.5 | 5   | V                |
|   | Not powered               | -1.5 | 1.5 | V                |
| <b>FFC / FPC differential signal to GND</b> | Powered <sup>30</sup>     | -0.5 | 2.3 | V                |
|   | Not powered <sup>30</sup> | -0.5 | 0.5 | V                |
| <b>FFC / FPC single-ended signal</b>        | Powered <sup>30</sup>     | -0.3 | 3.8 | V                |
|   | Not powered <sup>30</sup> | -0.3 | 0.5 | V                |

Exposure to conditions exceeding these ratings may reduce lifetime or permanently damage the digitizer. The digitizer with PCIe format has a built-in fan to cool the device. The built-in temperature monitoring unit will protect the digitizer from overheating by temporarily shutting down parts of the device in an overheat situation.

The SMA connectors have an expected lifetime of 500 operations. For frequent connecting and disconnecting of cables, connector savers are recommended.

<sup>29</sup> The absolute maximum temperature range where it is allowed to start the board.

<sup>30</sup> The absolute maximum ratings depend on whether the ADQ35-WB is powered or not. It is recommended to use the respective power rail in the FFC connector to power or enable the external drivers to avoid driving overvoltage into an unpowered digitizer. Use the 1.8 V rail for the differential signals and 3.3 V for the single-ended signals.

## 7 TYPICAL PERFORMANCE

### 7.1 Frequency response







Figure 2 Frequency response, logarithmic frequency scale. 0 dB is nominal input range 1.4 Vpp.



**Figure 3 Frequency response on linear scale. 0 dB is nominal input range 1.4 Vpp.**



**Figure 4 Crosstalk.**



## 7.2 FFT




Figure 5 FFT typical two-tone performance at 1.6 GHz.





Figure 6 FFT typical two-tone performance at 5.9 GHz.

**8 BLOCK DIAGRAM**




**Figure 7 Block diagram.**

Figure 7 shows a block diagram of ADQ35-WB in 2-channel mode. The boxes “User Logic” are available for custom real-time signal processing through the firmware development kit (purchased separately).

**9 HOST PC INTERFACE PCIE**

The ADQ35-WB-PCIE is powered from the power supply of the PC via a PCI Express 8-pin (2x4) auxiliary power supply connector. The connection in the cable should be as in Figure 8. It is also possible to operate the board from a PCI Express 6-pin (2x3) auxiliary power supply connector. Consider the power ratings for the respective connectors from the PC manufacturer.

It is important that the auxiliary power supply is turned on immediately when the PC starts. Otherwise, the digitizer will not be recognized on the PCI Express bus.



**Figure 8 Power supply connection options. PCB connector.**

## 10 GPIO EXPANSION

The FFC/FPC connector allows direct access to the FPGA for building custom expansion boards. The FPC connector requires custom firmware and is accessible through the FPGA development kit. The ADQ35-WB user guide document number 21-2539 contains a description of the connector.

Note that this connector is connected directly to the FPGA. Damage caused by custom hardware failure is not covered by warranty.

Contact Teledyne SP Devices' sales representative for more information.

## 11 MECHANICAL DRAWING



Figure 9 Photo of ADQ35-WB.




Figure 10 Mechanical drawing, dimensions in millimeters.

## 12 REFERENCES

Refer to Teledyne SP Devices' web site [spdevices.com](http://spdevices.com) for the latest version of supplementary documents.

15-1494 Supported operating systems

18-2059 ADQUpdater user guide

20-2507 ADQ3 series development kit user guide

20-2521 ADQAssist user guide

21-2539 ADQ3 series user guide

22-2912 ADQ3 FWATD datasheet

22-2918 ADQ35 datasheet

22-2919 ADQ35-PDRX datasheet

23-3028 ADQ3 FWPD datasheet

## Important Information

Teledyne Signal Processing Devices Sweden AB (Teledyne SP Devices) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to Teledyne SP Devices' general terms and conditions supplied at the time of order acknowledgment.

Teledyne SP Devices warrants that each product will be free of defects in materials and workmanship and conform to specifications set forth in published data sheets, for a period of three (3) years. The warranty commences on the date the product is shipped by Teledyne SP Devices. Teledyne SP Devices' sole liability and responsibility under this warranty is to repair or replace any product which is returned to it by Buyer and which Teledyne SP Devices determines does not conform to the warranty. Product returned to Teledyne SP Devices for warranty service will be shipped to Teledyne SP Devices at Buyer's expense and will be returned to Buyer at Teledyne SP Devices' expense. Teledyne SP Devices will have no obligation under this warranty for any products which (i) has been improperly installed; (ii) has been used other than as recommended in Teledyne SP Devices' installation or operation instructions or specifications; or (iii) has been repaired, altered or modified by entities other than Teledyne SP Devices. The warranty of replacement products shall terminate with the warranty of the product. Buyer shall not return any products for any reason without the prior written authorization of Teledyne SP Devices.

In no event shall Teledyne SP Devices be liable for any damages arising out of or related to this document or the information contained in it.

TELEDYNE SP DEVICES' EXPRESS WARRANTY TO BUYER CONSTITUTES TELEDYNE SP DEVICES' SOLE LIABILITY AND THE BUYER'S SOLE REMEDY WITH RESPECT TO THE PRODUCTS AND IS IN LIEU OF ALL OTHER WARRANTIES, LIABILITIES AND REMEDIES. EXCEPT AS THUS PROVIDED, TELEDYNE SP DEVICES DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING ANY WARRANTY OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT.

TELEDYNE SP DEVICES DOES NOT INDEMNIFY, NOR HOLD THE BUYER HARMLESS, AGAINST ANY LIABILITIES, LOSSES, DAMAGES AND EXPENSES (INCLUDING ATTORNEY'S FEES) RELATING TO ANY CLAIMS WHATSOEVER. IN NO EVENT SHALL TELEDYNE SP DEVICES BE LIABLE FOR SPECIAL, INCIDENTAL OR CONSEQUENTIAL DAMAGES, INCLUDING LOST PROFIT, LOST DATA AND THE LIKE, DUE TO ANY CAUSE WHATSOEVER. NO SUIT OR ACTION SHALL BE BROUGHT AGAINST TELEDYNE SP DEVICES MORE THAN ONE YEAR AFTER THE RELATED CAUSE OF ACTION HAS ACCRUED. IN NO EVENT SHALL THE ACCRUED TOTAL LIABILITY OF TELEDYNE SP DEVICES FROM ANY LAWSUIT, CLAIM, WARRANTY OR INDEMNITY EXCEED THE AGGREGATE SUM PAID TO SP BY BUYER UNDER THE ORDER THAT GIVES RISE TO SUCH LAWSUIT, CLAIM, WARRANTY OR INDEMNITY.

## Worldwide Sales and Technical Support

[www.spdevices.com](http://www.spdevices.com)

## Teledyne SP Devices Corporate Headquarters

Teknikringen 8D  
SE-583 30 Linköping  
Sweden  
Phone: +46 (0)13 465 0600  
Fax: +46 (0)13 991 3044  
Email: [info@spdevices.com](mailto:info@spdevices.com)

Copyright © 2024 Teledyne Signal Processing Devices Sweden AB. All rights reserved, including those to reproduce this publication or parts thereof in any form without permission in writing from Teledyne SP Devices.