

# Manual ADQ7DC



This manual describes how to get the full potential out of Teledyne SP Devices' digitizer ADQ7DC. The manual includes these steps:

- Set up the analog front-end
- Master the triggers
- Control the acquisition
- Manage the sampling clock
- Understanding data transfer to host PC
- Using GPIO



# Table of content

1	INTRODUCTION	. 5
1.1	ADQ7DC Architecture	. 5
1.2	Fundamental design properties	. 5
1.2.1	Data format	. 6
1.2.2	Calibration	. 6
1.2.3	Data acquisition nomenclature	. 6
1.2.4	ADQ7DC sampling clock frequency	. 7
1.2.5	System clocks	. 7
1.2.6	Analog signal range	. 7
0		~
2	SETTING UP THE ANALOG FRONT-END	. 9
2.1	AFE block diagram	. 9
2.2	Set analog DC-offset	. 9
2.3	Adjusting the digital gain and offset	10
З	SIGNAL OLIALITY ENHANCEMENT	11
21	Digital Baseline Stabilizer	11
J. I 2 2		11
3.Z		11
3.3		11
3.3.1		11
3.3.2		11
3.3.3	Setting filter coefficients	12
3.3.4		13
4	TRIGGER	14
4.1	Trigger block diagram	14
4.2	Position of the trigger in the data	15
43	Timestamp	15
431	Timestamp definitions	15
4.3.2	Timestamp reset	16
44	Blocking triggers for synchronization	18
4.4.1	Function overview	18
4.4.2	Block triagers once	19
4.4.3	Windowing triggers	19
4.4.4	Gating and windowing triggers	19
4.4.5	Programming sequence for using trigger blocking	19
4.5	Trigger litter	20
4.5.1	Trigger jitter definitions	20
4.5.2	Asynchronous triggering	20
4.5.3	Synchronous trigger	21
4.5.4	Extended trigger resolution	21
4.6	Software trigger	21
4.7	External Trigger Inputs	22
4.7.1	External trigger TRIG front panel connector	22
4.7.2	External trigger SYNC connector.	23
4.7.3	Driving the external TRIG/SYNC signal by controlling input impedance	23
4.8	External trigger in the backplane	24
4.8.1	PXIe interface	24
4.8.2	MTCA.4 interface	25
4.9	Level trigger	26
4.9.1	Setting the level trigger level	27
4.9.2	Level trigger and DBS	27
4.9.3	Controlling noise sensitivity	27



4.10 4.11 4.11.2 4.11.2 4.11.3 4.11.4 4.11.5	Internal trigger Trigger output I Trigger output port selection Prame sync output on SYNC connector Trigger event indicator Triggering external equipment with internal trigger Distributing level trigger	28 28 29 29 29 31
5 5.1 5.2 5.3 5.4 5.5 5.6 5.7 5.8 5.9	CLOCK Clock domains Flexible clock network Front panel SMA connector Internal clock reference External clock reference Internal clock generator External clock generator External clock Senerator External clock Senerator Sample skip	32 32 33 33 33 34 34 34 34 34
6 6.1 6.2 6.3 6.4 6.5	GPIO GPIO with TRIG and SYNC Using GPIO as a trigger Output GPIO in ADQ Development Kit Dedicated GPIO connector on form factor –PCIe or –PXIe	35 35 35 36 36 37
7 7.1 7.2 7.3 7.3.1 7.3.2 7.3.3 7.4	ACQUISITION CONTROL Multi-thread notice Acquisition memory. Acquisition modes Continuous streaming acquisition Triggered streaming acquisition Multi-record acquisition Data transfer modes	<ol> <li>39</li> <li>39</li> <li>39</li> <li>40</li> <li>40</li> <li>41</li> <li>41</li> <li>42</li> <li>42</li> </ol>
7.4.1 7.4.2 7.4.3 7.4.4 7.5 7.6 7.6.1 7.6.1 7.6.2 7.6.3	User-scheduled data transfer mode Transfer buffers User's buffers. Users application software consuming data Record header Metadata Record Status	42 44 46 46 46 46 47 47 47 47
7.6.3 7.6.4 7.6.5 7.6.6 7.6.7 7.6.8 7.7	Serial number Channel Record number Data format Record length Over-range and under-range	48 48 48 48 48 48 48 49
8 8.1 8.2 8.3	HOST PC CONNECTION USB interface PCI Express interface Using several units	50 50 50 50



8.3.1	Using several digitizers from a single application.	50
8.3.2	Using several digitizers from a several applications.	50
9	REFERENCES	51



# 1 INTRODUCTION

The purpose of this manual is to explain how the digitizer is operated. The datasheet [1] contain parameters for the specific versions of digitizer. References to software commands are made. In some places, pseudo code is used for description. See [2] for details on how to use the software commands and see [3] for general guidelines on programming the digitizer.

## **1.1 ADQ7DC Architecture**

The ADQ7DC architecture is shown in **Figure 1**. References to the corresponding sections with further information are also included.



#	DESCRIPTION	REFERENCE
а	Switch between 1 channel and 2 channels	2
b	Signal conditioning analog front-end.	2
с	High speed and high resolution A/D converter. The A/D converter operate interleaved at 5 GSPS per channel. The A/D converters can be further interleaved to get 10 GSPS.	3
d	Digital calibration of gain and offset.	2
е	Teledyne SP Devices' proprietary technologies for signal quality enhancement; ADX for SFDR in radio systems and DBS for baseline stability in pulse data systems.	3
f	User-programmable FIR filter. Symmetrical 17 taps.	3
g	Acquisition engine that handles triggers and controls the data flow.	4, 7
h	Data FIFO to buffer data before transmission to the host PC.	7
i	The data transfer to the host PC is through a PCIe or a USB3.0 link.	7
j	Flexible clock generator	5
k	General Purpose digital Input and Output control.	6

Figure 1: ADQ7 architecture.

# 1.2 Fundamental design properties

There are some fundamental design properties that are necessary to understand before continuing.



### 1.2.1 Data format

The ADC components of ADQ7DC has 14 bits resolution, while the data format inside the ADQ7DC and out to the host PC is 16 bits. The 14 bits from the ADCs are MSB aligned in this 16 bit data word. Thus initially the 2 LSBs are zero.

The number representation is 2's complement. The full scale maximum code is then 32 767 and the full scale minimum code is -32 768. Overflow or underflow at any position in the signal path will saturate the data and turn on an overflow flag. See **Section 7.7** for more information on over- and under-flow.

The 2 LSBs may not be zero in the data output from the ADQ7DC. Calibration and other computations in the FPGA may result in fractional result. This is not rounded to 14 bits in order to avoid adding computational noise.

*Example 1:* A 14 bits sequence of data is subject to a gain calibration parameter of 1063. This means that the digital word is corrected by 1063 / 1024, Section 2.3. Table 1 illustrate how the lowest bits contain computation results. The analog signal level is calculated from Section 1.2.6.

ADC RAW CODES <sup>1</sup>	GAIN CORRECTION	DIGITAL CODE LEVEL <sup>2</sup>	ACTUAL ANALOG RANGE	ANALOG LEVEL <sup>3</sup>
0x0000	1063 / 1024	0x0000	1 Vpp	0.0 mV
0x0004	1063 / 1024	0x0004	1 Vpp	0.061mV
0x0008	1063 / 1024	0x0008	1 Vpp	0.122 mV
0x000B	1063 / 1024	0x000B	1 Vpp	0.168 mV
0x0010	1063 / 1024	0x0011	1 Vpp	0.259 mV
0x0014	1063 / 1024	0x0015	1 Vpp	0.320 mV
0x0018	1063 / 1024	0x0019	1 Vpp	0.381 mV
0x001B	1063 / 1024	0x001C	1 Vpp	0.427 mV

#### Table 1: Example of how computation results sets the lowest two LSBs.

1. This is the raw codes from the ADC. It is 14 bits MSB aligned in 16 bit word. The 2 LSBs are thus 0.

2. This is the result from the gain compensation. The 2 LSBs now contain a fractional result from the computation.

3. This is the corresponding analog signal that was present at the input at the time of measurement. See **Section 1.2.6** for details on how this is calculated.

### 1.2.2 Calibration

During the factory calibration procedure the analog properties are measured and parameters for a digital compensation are computed. An analog deviation in the front-end is thus compensated for by the inverse function in the digital signal processing part.

*Example 2:* The full scale signal range of the ADQ is measured in production and the SetGainAndOffset function is used for adjusting to the correct signal range.

### 1.2.3 Data acquisition nomenclature

 Table 2 defines some key data acquisition terms.



### Table 2: Data recording nomenclature.

PARAMETER	DESCRIPTION	REF
ADQ	Collective name for digitizers from Teledyne SP Devices.	
Analog	Analog signal is the input to the digitizer. This is the signal to be digitized.	
Waveform	Analog signal with a distribution in time. This is digitized into a record.	
Sample	An analog signal level is digitized into a sample, that is a numerical value.	
SYNC	Physical connector on the front panel.	4.7, 6.1
Record	A set of consecutive samples is called a record. An analog waveform is digitized into a record of samples.	4
TRIG	Physical SMA connector on the front panel.	4.7, 6.1
Trigger	Trigger is a real-time event that starts acquisition of a record.	4.2
Timestamp	Timestamp is a real-time value that identifies when a trigger happened. The timestamp gives timing information for each sample.	4.3
GSPS	Giga-samples per second (10 <sup>9</sup> ). Clock frequency [Hz] and sample rate [SPS] are both used to denote speed.	
MSPS	Mega-sample per second (10 <sup>6</sup> ).	
DC-offset	This is an analog DC level which is added to the analog input signal inside the digitizer to vertically move the analog signal to fit within the range of the digitizer. This effectively doubles the ENOB for a unipolar signal.	2

### 1.2.4 ADQ7DC sampling clock frequency

ADQ7DC is designed for the specified clock frequencies only. A different sampling rate can be achieved by using the sample skip function, **Section 5.9**.

The ADQ7DC is available in two different speed modes, 5 GSPS dual channel and 10 GSPS single channel. Both modes are supported by the hardware and included with the ADQ7DC. The firmware of the FPGA has to be changed when switching mode. This may require a re-start of parts of the system. Use the ADQ7 Updater tool to switch firmware.

Some parts of the descriptions and examples are done for only one of these frequencies. The examples are translated to the other sample rates by multiplying or dividing with the corresponding sample rate ratio.

### 1.2.5 System clocks

The different parts of the digitizer operate on different clock rates

The sampling of the analog signal is done on the sampling clock of the ADC (see Section 1.2.4).

The external trigger input has a trigger clock which is higher than the sample clock for high trigger time precision (20 GHz).

The different host PC connections (USB, PCIe etc) has their own respective clock system.

All other interfaces operate on the data processing clock of the FPGA at 312.5 MHz. This clock is referred to as the Data Clock.

See Section 5.1 for more details on the clock system.

### 1.2.6 Analog signal range

The analog signal range (ACTUAL\_ANALOG\_RANGE) is 1 V<sub>pp</sub> and is by default symmetrical around zero. The range can be adjusted from [–0 mV +1000 mV] to [–1000 mV +0 mV] by the DC-offset feature, Section 2.2.



The maximum digital code 2<sup>15</sup> represents an analog signal with a level ACTUAL\_ANALOG\_RANGE / 2 at the input. A specific analog signal ANALOG\_LEVEL will then be represented by the following digital code:

DIGITAL_CODE_LEVEL = ANALOG_LEVEL / ( ACTUAL_ANALOG_RANGE / 2 ) * 2^15	(1)
A specific code <b>DIGITAL_CODE_LEVEL</b> then represent the analog level as:	
ANALOG_LEVEL = ( DIGITAL_CODE_LEVEL / 2^15 ) * ( ACTUAL_ANALOG_RANGE / 2)	(2)



# 2 SETTING UP THE ANALOG FRONT-END

# 2.1 AFE block diagram

The analog front-end setup for ADQ7DC is found in Figure 2.



#	DESCRIPTION	USER COMMAND	REF
а	The analog input is terminated 50 ohms to GND.		
b	Switching between 1 and 2 channels. Load the correct firmware using ADQ7 updater tool. This will set the input switch. The input switch can also be controlled by a software command for disconnecting the input. <i>Note that this command do not change the ADQ7 from 1 to 2 channels acquisition.</i>	SetAfeSwitch	2.1
С	Set a DC-offset for better using the signal range when the signal is unipolar. Changing the DC-offset requires a settling time of 1 s.	SetAdjustableBias	2.2
d	The gain and offset are calibrated at DC. The digital compensation corrects the offset and the gain at this condition. The user can access this function to set a different gain and offset.	SetGainAndOffset	2.3



The ADQ7DC can operate with two channels at 5 GSPS or one channel at 10 GSPS. To change mode of operation, the single or dual channel firmware has to be activated by using the ADQ7 Updater tool<sup>1</sup>. For more information, see [6]. Note that there are different connectors for the single and dual channels mode. This means that one detector for 10 GSPS can be connected to the channel X at the same time as two slower detectors are connected to channel A and B.

The switch between the 1 analog input channel and 2 analog input channels modes is set in the correct state when loading the firmware. The switch may also be controlled from software<sup>2</sup>. The front-end switch can be used for protecting the input. By switching to the un-used input, the switch can disconnect the detector during certain risky operations like power up/down of detectors.

# 2.2 Set analog DC-offset

A user-controlled DC-offset is available. The analog DC-offset is applied to the signal to better adopt to the signal range of the digitizer. The analog range is by default set symmetrical around zero. If the signal is unipolar or heavily unsymmetrical, the DC-offset function can adjust the signal to an optimal verti-

<sup>1.</sup> Note that there is one ADQ7 updater tool for ADQ7 and another ADQ updater for other ADQ digitizers.

<sup>2.</sup> Note that the software switch only changes the input. To change function, the firmware has to be loaded.



cal position for the A/D converter. In this way, the full 14 bits can be used for representing the unipolar pulse. The DC-offset is set with the command *SetAdjustableBias*.

The DC-offset is set in digital codes *DC\_OFFSET\_CODE* in the range [-2^15: 2^15-1], which correspond to an analog signal level in the range:

### [-ACTUAL\_ANALOG\_RANGE / 2: ACTUAL\_ANALOG\_RANGE / 2].

(3)

To determine the parameter of *SetAdjustableBias* to get a DC-offset at the voltage level *DC\_OFF-SET\_ANALOG*, use:

DC\_OFFSET\_CODE = round ( DC\_OFFSET\_ANALOG / ( ACTUAL\_ANALOG\_RANGE / 2 ) \* 2^15 ) (4)

Since the digitizer has higher resolution than the intrinsic accuracy of the DC-offset generator, the actual digital codes read out from the ADQ may differ from the expected level. For accurate baseline measurements, the Digital Baseline Stabilizer (DBS) offers a digital correction of the baseline to an accuracy of 22 bits, **Section 3.1**.

# 2.3 Adjusting the digital gain and offset

The digital gain and offset block is primarily intended for factory calibration but it may also be accessed by the user, and offers an efficient way of scaling the signal to suit processing in the PC.

The default setting is the calibration parameters *CAL\_GAIN* and *CAL\_OFFSET*. The raw data from the A/ D converter, *ADC\_RAW\_CODE*, is corrected with the calibrated values according to:

DIGITAL\_OUTPUT\_CODE = ADC\_RAW\_CODE \* CAL\_GAIN – CAL\_OFFSET (5)

The user can override these settings by using the software command *SetGainAndOffset*. The parameter *USER\_GAIN* and *USER\_OFFSET* can be applied in two ways; relative to the calibrated value or relative to the raw code.

The normal mode of operation is to apply the gain and offset settings relative to the calibrated data as

DIGITAL\_OUTPUT\_CODE = ADC\_RAW\_CODE \* CAL\_GAIN \* USER\_GAIN – CAL\_OFFSET – USER\_OFFSET. (6)

By setting bit 7 in the channels parameter, the calibration data is overridden as:

DIGITAL\_OUTPUT\_CODE = ADC\_RAW\_CODE \* USER\_GAIN – USER\_OFFSET (7)

To get the raw code, ADC\_RAW\_CODE, use SetGainAndOffset(128+CHANNEL,1024,0).



# **3 SIGNAL QUALITY ENHANCEMENT**

## 3.1 Digital Baseline Stabilizer

The Digital Baseline Stabilizer, DBS, is designed for pulse data measurement where high accuracy relative a known baseline is required. The key features of DBS are:

- Tracks and compensates for baseline variations from, for example, temperature and aging.
- Suppresses pattern noise<sup>1</sup> to 22 bits precision.
- Automatically locks the baseline to a user defined-value.

Note that DBS is off at power up. DBS has to be activated by the user's application software. The time when DBS is activated is important. To get a good initial estimate, DBS should be activated when there is very little signal energy present at the input. If there is too much signal power in the initial estimate, the convergence of DBS is slowed down.

Note that DBS is defined for systems with a baseline and distinct short pulses. DBS is not intended for sinusoidal type of signals. For sinusoidal types of signals use ADX, **Section 3.2**.

### 3.2 Interleaving correction ADX

The Interleaving correction ADX is available on the 5 GSPS, which is internally interleaved, and on the interleaved single channel 10 GSPS version of ADQ7.

The ADX automatically corrects for interleaving mismatch in gain, offset, and timing in the ADC cores. The ADX also compensates for variation over frequency.

At start-up, ADX is loaded with factory calibrated settings but the correction is by-passed. Control ADX by the commands *SetInterleavingIPEstimationMode* and *SetInterleavingIPBypassMode*.

Note that DBS has to be switched off if ADX is used.

Note that ADX is intended for systems with high energy in concentrated frequency bands, like radio channels.

# 3.3 User-programmable FIR-filter

### 3.3.1 Use case

The user-programmable FIR filter is a general purpose symmetrical filter of length 17. This can be used for reducing the noise in unwanted signal bands. Assuming that the wanted signal has a limited bandwidth and is present in only a part of the digitized frequency band. Then this filter can be used for removing noise in the unwanted signal band and thus increase system performance.

This is especially useful in the ADQ7DC in 10 GSPS mode where the analog bandwidth is limited to 3 GHz. Then the frequency band above 3 GHz contain only noise. By removing that noise the SNR is improved of the system without loss of any signal information. Since the filter is symmetrical, it has linear phase and does not distort the pulse shapes.

### 3.3.2 Activating the filter

The block diagram of the filter is in **Figure 3**. The filter is placed in the block "User Logic 1", see **Section 3.3.4** and **[10]**. This means that the *BypassUserLogic* switch has to be set to 0. The filter can then be enabled or disabled by the command *EnableUserLogicFilter*.

When the filter is bypassed, delay compensation blocks are activated to preserve the timing of the system.

<sup>1.</sup> Pattern noise is systematic errors that may arise from the actual design of the ADC IC or the board design.





#	DESCRIPTION	USER COMMAND	REF
а	This is the input signal to the filter.		[10] 3.3.4
b	Bypass "User Logic 1" is default. Set the switch in the mode for not bypassing "User Logic 1" to make it possible to use the filter.	BypassUserLogic	[10] 3.3.4
с	Enable the filter	EnableUserLogicFilter	3.3.2
d	Set default parameters	SetUserLogicFilter	3.3.3
е	Set the FIR filter coefficients	ResetUserLogicFilter	3.3.3
f	Group delay compenasation to maintain the same timing for all use		
	cases.		

Figure 3: Filter block diagram

### 3.3.3 Setting filter coefficients

The filter coefficients has to be set by the command *SetUserLogicFilter*, There is a default set of coefficients with only a one on the center tap which is activated by the *ResetUserLogicFilter*.

The order of the filter is 16 and the length is 17. It is a symmetric filter which means that there are 9 unique coefficients. These are given as the vector to the *SetUserLogicFilter* and interpreted as h in **Figure 4**.



Figure 4: User-programmable FIR filter structure.



Example 3: A low pass filter is Y(z) = B(z) X(z) has the coefficients  $B = [57 \ 92 \ -279 \ 21 \ 704 \ -720 \ -1163 \ 4127 \ 10784 \ 4127 \ -1163 \ -720 \ 704 \ 21 \ -279 \ 92 \ 57]$ . This is given as SetUserLogicFilter( [57 \ 92 \ -279 \ 21 \ 704 \ -720 \ -1163 \ 4127 \ 10784 \ ]). The amplitude response of this filter is plotted in **Figure 5**.



Figure 5: Example FIR filter amplitude response.

### 3.3.4 The FIR filter is placed in ADQ Development Kit

The FIR filter is placed in the ADQ7 Development Kit block user logic 1. The ADQ7 Development Kit is an additional tool for building custom firmware and "User Logic 1" is a space for this custom logic. By placing the FIR filter in this block serves the purpose of including it in the standard firmware FWDAQ and also make it available for the ADQ7 Development Kit user for modification. Therefore the switch *BypassUserLogic* has to be set correctly for using the filter.



# 4 TRIGGER

# 4.1 Trigger block diagram

The digitizer can be triggered in various ways with a number of different internal and external trigger sources. Selected events in the trigger module can also be output to trigger external equipment. The selection of trigger source is illustrated in **Figure 6**.



#	DESCRIPTION	USER COMMAND	REF
а	Connectors for external analog input signals. The number of channel vary on the different models and configurations.		
b	Each analog input is connected to a level trigger block.	SetupLevelTrigger	4.9
С	Select on which channel to trigger (when using level trigger).	SetupLevelTrigger	4.9
d	Internal trigger generator.	SetInternalTriggerPeriod	4.10
е	A software trigger is available for user control.	SWTrig	4.6
f	External trigger input from backplane in PXIe or MTCA.		4.8
g	External trigger input on front panel connector TRIG.		4.7.1
h	External trigger input on front panel connector SYNC.		4.7.2
i	Select which type of trigger to activate.	SetTriggerMode	
j	Activate trigger output.	SetupTriggerOutput	4.11
k	Select which channels to record data from.	SetStreamConfig	
I	Acquisition engine creates a record from streaming data		7
m	Records are sent to data FIFO for transfer to the host PC		7
n	The trigger blocking function controls the flow of triggers to the acquisition engine.	SetupTriggerBlocking	4.4
0	Note that the trigger output and the external trigger input are physically the same connector on the front panel: TRIG.		
р	Frame sync is a function that can group triggers.	SetupFrameSync	4.11.2

Figure 6: Trigger source selection and setup illustrated for a 2 channels mode.



# 4.2 Position of the trigger in the data

The trigger position relative to the data record is controlled by the parameters pretrigger and trigger delay.

The pretrigger buffer enables capturing data prior to the trigger event, **Figure 7**. Use the command **Set-PreTrigSamples** to define the pretrigger.

The trigger delay postpone the start of the acquisition of the data record specified number of samples after the trigger event, **Figure 8**. Use the command *SetTriggerHoldOffSamples* to define the trigger delay.

The timing of the trigger is read from the record header (Section 7.6). The parameters *TIME\_STAMP* and *RECORD\_START* are explained in Section 4.3.1.



#### Figure 7: Pretrigger timing.



Figure 8: Trigger delay timing.

### 4.3 Timestamp

### 4.3.1 Timestamp definitions

The timestamp counter enables real-time measurement of a trigger event. It is used for tagging an event, sorting events in time or comparing timing between events.

The timestamp information consist of three parts, which uniquely defines the timing:

- TIME\_STAMP measures the time of the trigger event relative to other trigger events.
- **RECORD\_START** is the time between the trigger event and the start of the record. For a pretrigger, this is a negative value. When trigger delay is used, this is a positive value.



• **SAMPLE\_PERIOD** is the length of a sample period. The sample period may vary with sample skip setting and clock frequency of the digitizer.

The *TIME\_STAMP*, *RECORD\_START*, and *SAMPLE\_PERIOD* are measured in the unit *TIME\_BASE* = 25 ps. See **Example 4** on how to use these parameters. These parameters are available in the record header, see **Section 7.6.1**.

The timestamp counter is based on the internal clock of the digitizer. The internal clock is based on the selected clock reference. The timestamp is thus also related to the clock reference. When the clock reference is phase-locked to an external source, the timestamp counter is running synchronized with the external source. On the other hand, if the digitizer is free running, the timestamp counter also free running. (See Section 5 for all details about the clock system of digitzer.)

The timestamp counter measures the time from a reference time point to the trigger event. The reference time point is when the counter is started or reset. See **Section 4.3.2** for information on how to reset the timestamp counter.

Example 4: Assume an ADQ7DC sampling with a clock frequency at 5 GSPS. The pretrigger is set to 80 samples and the external trigger is used. The following parameters are returned: TIME STAMP = 5005

RECORD\_START = -645 SAMPLE\_PERIOD = 8 TIME\_BASE = 25 ps

The time for the trigger was then **TRIGGER\_TIME = TIME\_STAMP** \* **TIME\_BASE** = 125125 ps = 125.125 ns

The time for the first sample in the record is **RECORD\_TIME** = (TIME\_STAMP + RECORD\_START) \* TIME\_BASE = 109.000 ps = 109 ns

The time between two samples are SAMPLE\_TIME = SAMPLE\_PERIOD \* TIME\_BASE = 200 ps

The time from the record start to the trigger is **RECORD\_START** \* **TIME\_UNIT** = -16.125 ns.

The number of samples between the record start and the trigger event is (TRIGGER\_TIME - RECORD\_TIME) / SAMPLE\_TIME = | RECORD\_START | / SAMPLE\_PERIOD = 80.625 samples

This is the expected 80 samples set in the pretrigger and 5/8 sample in subsample precision in the external trigger.

### 4.3.2 Timestamp reset

When powering up a system with many boards, the timestamp counter in each board will start. But the counters start at different times in different physical digitizers. There are four methods for resetting the timestamp and get a common time reference in all the digitizers in the system:

- 1. The timestamp counter is reset at power-up. This methods does not, however, have absolute precision, since the timing of the power up is not defined. In a multi-board system, the timestamp will differ between the boards.
- 2. With a software reference reset the user has full control of the reset procedure. A reference time point is created in the users application, which is used for aligning time-stamps in different units. After power-up the user runs a custom timestamp reset sequence including:
  - Apply a reference signal to all boards.
  - Trigger a record on the reference signal.
  - Read the time-stamps from the records and call this reference; TIME\_STAMP\_REFERENCE.



- Start the experiment and subtract the timing reference from each record as TIME\_STAMP = TIME\_STAMP\_OF\_RECORD – TIME\_STAMP\_REFERENCE.
- 3. The third method is to apply an external trigger to reset the timestamp reset, **Figure 9**. This method has the possibility to synchronize several boards to full precision of the external trigger. See **Section 4.4**. The sequence of operation is:
  - DisarmTimestampSync
  - SetupTimestampSync
  - ArmTimestampSync

The number of reset pulses are counted and the information is stored in the record header, **Section 7.6**. However, if there are no triggers accepted, there will be no record headers available. To verify that there is activity going on, the number of reset pulses can also be read from a register via *GetTriggerBlockingGateCount*.

4. The fourth method is to reset the timestamp with the sync signal, **Figure 9**. The difference between using the external trigger and the sync is that the external trigger has the a sample resolution while the sync timing resolution is controlled by the Data Clock in the FPGA. Note that the backplane triggers in –PXIe and –MTCA formats work in the same way as the sync signal.



#	DESCRIPTION	USER COMMAND	REF
а	External trigger input signal on front panel connector.		4.7
b	External sync input signal on front panel connector.		4.7
с	Other available sources (see SetTriggerMode for a list)		4.7
d	Select source for reseting timestamp.	SetupTimestampSync	4.3.2
е	Timestamp counter value is reset at power-up of the digitizer.	DisarmTimeStampSync	4.3.2
f	Reset the timestamp counter on each pulse of the selected source.	ArmTimeStampSync	4.3.2
g	Timestamp is then measuring time relative the previous reset signal.		4.3.2
h	Reset the timestamp counter only on the first pulse of the selected		4.3.2
	signal. The external signal is then a systems synchronization signal.		
i	The number of times the time stamp has been reset can be read from	GetTriggerBlockingGate	4.3.2
	a register.	Count	

Figure 9: Timestamp reset from external trigger.



# 4.4 Blocking triggers for synchronization

### 4.4.1 Function overview

In order to synchronize the acquisition to external equipment or to other ADQ digitizers, there is a mechanism for controlling the flow of triggers. The trigger blocking function allows the user to select when to activate incoming triggers, **Figure 10**. The basic function of this block is to use the SYNC signal to frame the trigger signals; for each period of the blocking function, a set of triggers are allowed and and framed by the blocking event. This creates groups of triggers that belong together. The modes of operation for trigger blocking are shown in **Figure 10** (j, k, l).

To avoid that the boards start to produce a large amount of records out of sync, all trigger events can be blocked until the triggers are released by a separate shared signal, **Figure 10** (d). By combining the trigger blocking and the timestamp reset, the timestamp is aligned to the start of the acquisition. The trigger blocker source can be most available trigger sources, **Figure 10** (a, b, c).

Note the order of the commands for activating triggers and trigger blockers, Figure 10 (e, g, h, i).

Figure 11 illustrates how the triggers are accepted or rejected in the window mode.



#	DESCRIPTION	USER COMMAND	REF
а	External trigger input signal on front panel connector.		4.7
b	External sync input signal on front panel connector.		4.7
с	Other available sources (see SetTriggerMode for a list).		
d	Select source for blocking triggers.	SetupTriggerBlocking	4.4
е	Before activating the trigger blocking any selected trigger may pass.	SetupTriggerBlocking	
f	This signal is ignored as the trigger blocker is not armed		
g	Select trigger source	SetTriggerMode	
h	Start receiving triggers. Note that triggers are still blocked.	ArmTrigger	
i	The unblocking of triggers is armed and can be activated by (d).	ArmTriggerBlocking	
j	Triggers are blocked until the first accepted blocker signal.	SetupTriggerBlocking	4.4
k	The trigger blocker can also be set up with a window function where	SetupTriggerBlocking	4.4.1
	triggers are accepted or rejected during a user-defined window.		
I	The trigger blocker can also be set up as a gate where triggers are	SetupTriggerBlocking	4.4.1
	accepted during a gated time set by signal (d).		

Figure 10: Blocking and gating of triggers.





#	DESCRIPTION	USER COMMAND	REF
а	The trigger blocker in window or gate mode allows triggers during a certain period.	SetupTriggerBlocking	4.4.1
b	Example of rejected triggers outside the window.		
с	Trigger within the window is accepted and a data record is recorded. Note that the pretrigger starts before the window.		
d	Trigger within the window is accepted and a data record is recorded. Note that the record extends after the window.		
е	Several triggers within the same window.		

Figure 11: Trigger blocker examples.

### 4.4.2 Block triggers once

The mode for blocking triggers once is illustrated in **Figure 10** (j). This mode is used for starting the operation simultaneously in several units. The first time the trigger blocking signal is applied, the triggers are allowed through. Here is the motivation for this mode:

There is no way to broadcast a software command to several units. When setting up acquisition in several units, they will therefore be activated at different times. By using the trigger blocker, an electrical signal to all units can activate them simultaneously. The trigger blocking signal can be external or it can be generated internally using the bussed connections proposed in **Figure 16**.

### 4.4.3 Windowing triggers

The window mode for blocking triggers is illustrated in **Figure 10** (k). The edge of the trigger blocking signal is activating a window of user-defined length which allows triggers through. There is also a mode where triggers are blocked during the window.

The window mode can be used for two-dimensional triggering where, for example, the trigger signal is a point trigger and a sync signal is a line trigger.

### 4.4.4 Gating and windowing triggers

The gate mode for blocking triggers is illustrated in **Figure 10** (I). The length of the window where triggers are accepted is equal to the length of the trigger blocking signal.

### 4.4.5 Programming sequence for using trigger blocking

The order of commands is important when programming the trigger blocking. This is because the ADQ digitizer interact with other external equipment. This external equipment is synchronized to the digitizer through the setup procedure.

The setup of the functions has to be aligned with the expected operation. For example, by asserting the trigger blocking through the *SetupTriggerBlocking* command before setting up the acquisition, no triggers are let through before the digitizer is ready.



The function on the digitizer has to be activated (armed) in reverse order compared to the data flow. This means that one stage is set up to be prepared to receive data before the preceding stage is set up to generate data. This is especially important in streaming applications where the DRAM FIFO may overflow if the triggering is activated before the read-out to the host PC has started.

## 4.5 Trigger jitter

### 4.5.1 Trigger jitter definitions

The triggering operation is subject to two different types of jitter, Figure 12.

- 1. At the trigger input is a Gaussian distributed jitter which affects the timing of the incoming trigger signal edge. This jitter is called excess jitter and is caused by noise in the input stage. The RMS value of this excess jitter is 25 ps.
- 2. The actual sampling process causes a timing uncertainty. Since the trigger is sampled with the trigger clock, the time points for reading the trigger are discrete. The difference between the incoming physical trigger signal and the digital representation of the trigger is a stochastic variable with a rectangular distribution. The RMS value of such a process is *TRIGGER\_CLOCK\_PERIOD*/sqrt(12). The highest resolution is achieved with an external trigger connected to the TRIG connector. ADQ7DC has a trigger clock at 20 GSPS, *TRIGGER\_CLOCK\_PERIOD* of 50 ps and a trigger jitter of 14 ps RMS (theoretical value), Section 4.5.4.

See **Table 3** for time resolution all the external trigger sources.



### Figure 12: Sources of jitter on the trigger signal.

### 4.5.2 Asynchronous triggering

If the trigger signal is not phase-locked to the reference clock it is called asynchronous. This trigger does not have a well-determined relation to the sampling clock and will appear at various positions within the sampling period. The time resolution of an asynchronous trigger connected to the TRIG input is set by the Trigger Clock (20 GHz). The time resolution for other triggers is determined by the Data Clock (312.5 MHz).

The asynchronous trigger will be exposed to both trigger sources from **Section 4.5.1**. These independent stochastic processes are added to 28 ps. See **Table 3** for time resolution of all the external trigger sources.

There are some advantages with the asynchronous trigger:

- Any pattern noise will be reduced in repeated measurements.
- The trigger resolution of 50 ps can be used for accurate timing calculations. The *TIME\_STAMP* contains the information about the trigger time. See **Section 4.5.4**.



### 4.5.3 Synchronous trigger

A synchronous trigger is phase locked to the clock of the digitizer. The trigger source needs access to the clock reference of the digitizer. There are three ways to achieve this synchronization:

- 1. Output the internal clock reference of the ADQ and send it to the trigger source, Section 5.8.
- 2. Use the clock reference of the trigger source as clock reference for the ADQ, Section 5.5.
- 3. Use the internal trigger of the ADQ and output it to trigger the external equipment, Section 4.10.

When the trigger is phase-locked to the clock reference the timing is comparable to a digital signal which defines setup and hold time.

### 4.5.4 Extended trigger resolution

The basic sampling process maps the trigger to the sampling rate of the digitizer. There is also additional trigger time information available; Extended trigger resolution, **Figure 13**.

The Trigger Clock is operating at 20 GHz. This means that the time resolution of the trigger input TRIG is reduced to 50 ps.

Note: The extended trigger resolution is available on triggers connected to TRIG only.

The extended trigger information is included in the timestamp information, Section 4.3.



#### Figure 13: Extended trigger resolution timing for ADQ7 at 5 GSPS.

The position of the first sample is rounded up from the trigger position. The parameter *RECORD\_START* tells where the trigger was. Referring to **Figure 13**, the *RECORD\_START* parameter can have values in the range –75 ns up to +100 ns. A positive value means that the first sample is after the trigger. The given range is without pretrigger or trigger delay. With pretrigger or trigger delay, the *RECORD\_START* will have a larger (absolute) value.

### 4.6 Software trigger

The software trigger is a user command that triggers the ADQ. This is for direct user control of the acquisition and is useful for looking at continuous signals where the timing of the trigger is not critical. The software trigger is sent through several layers of software and the time when it arrives to the digitizer cannot be predicted. However, the time when it actually arrived can be read from the time stamp in the record header, **Section 4.3**.

The software trigger may also be used for time-out function. This is a way to discover faults in the setup. When the device do not trigger for some reason within a certain time frame, a software command sequence may be sent and the data can be analyzed to find out what is wrong, **Example 4**.

Example 4: A time-out function using software trigger can be implemented like this:

1. Time-out occurs



- 2. DisArmTrigger
- 3. SetTriggerMode("software trigger")
- 4. ArmTrigger
- 5. SWTrig
- 6. Read data and analyze the situation

# 4.7 External Trigger Inputs

An external trigger is a dedicated signal on a dedicated input to the ADQ. There are several inputs for external trigger, **Table 3**.

CONNECTOR	DESCRIPTION	TIME RESOLUTION	TOTAL JITTER	IMPEDANCE	TRIG LEVEL	REF
TRIG	External trigger on front panel.	50 ps	28 ps	50 Ω / 500 Ω	SW contr.	4.7.1
SYNC	Sync signal on front panel.	3.2 ns	0.9 ns	50 Ω / 500 Ω	SW contr.	4.7.3
STARB	Backplane trigger in PXIe systems. Requires trigger timing card.	3.2 ns	0.9 ns	PXIe standard	PXIe standard	4.8.1
MLVDS	Backplane trigger in MVLDS systems.	3.2 ns	0.9 ns	MLVDS.4 standard	MLVDS.4 standard	4.8.2

Table 3:External trigger inputs.

### 4.7.1 External trigger TRIG front panel connector

The block diagram for the TRIG is shown in **Figure 14** and related parameters are listed in **Table 3**. The user can control the external trigger function for adapting it to the system in the following ways:

- The input impedance can be set in 50  $\Omega$  (default) or high impedance mode, see Section 4.7.3.
- Configure the threshold level.
- Set the trigger edge to rising or falling to adjust to the polarity of the trigger signal.



#	DESCRIPTION	USER COMMAND	REF
а	The input is available on an SMA connector on the front panel.		
b	The input impedance can be set as 50 $\Omega$ (default) or high impedance 500 $\Omega.$	SetTriggerInputImpedance	4.7.3
С	The trigger threshold is 0.5 V (default) and user-controlled.	SetExtTrigThreshold	
d	High speed comparator.		
е	Select rising or falling edge.	SetExternTrigEdge	

### Figure 14: External trigger on front panel.



### 4.7.2 External trigger SYNC connector

The block diagram for the SYNC input is shown in **Figure 15** and related parameters are listed in **Table 3**. The user can control the SYNC function for adapting it to the system in the following ways:

- The input impedance can be set in 50  $\Omega$  (default) or high impedance mode, see Section 4.7.3.
- Configure the threshold level.
- Set the trigger edge to rising or falling to adjust to the polarity of the trigger signal.



#	DESCRIPTION	USER COMMAND	REF
а	The input is available on an SMA connector on the front panel.		
b	The input impedance can be set as 50 ohm (default) or high impedance.	SetTriggerInputImpedance	4.7.3
С	The trigger threshold is 0.5 V (default) and user-controlled.	SetExtTrigThreshold	
d	High speed comparator.		
е	Select rising or falling edge.	SetExternTrigEdge	

Figure 15: Using SYNC as trigger input.

### 4.7.3 Driving the external TRIG/SYNC signal by controlling input impedance

The TRIG/SYNC input impedance is by default 50  $\Omega$ . The trigger is optimized for systems where the trigger source output impedance is 50  $\Omega$  and the cables has a characteristic impedance of 50  $\Omega$ . This setup results in an optimal high-frequency response and low reflections, which is important for precise timing.

However, in a high fan-out situation, where a trigger source has to drive many nodes, the load can be too high. The trigger input can then be set in a high impedance mode and a bussed connection can be used, **Figure 16**. In **Figure 16** (a) an external source is driving the array of ADQ digitizers. In **Figure 16** (b) one of the ADQ digitizer is used as a master and is driving signals to the array of ADQ digitzers. One has to be careful with the trigger distribution network to handle the reflections. If the trigger is periodic, reflections are less critical and can be handled. For more information on reflections, see application note **[9]**.





(a) External source

(b) ADQ internal source

Figure 16: Bussed connections

# 4.8 External trigger in the backplane

### 4.8.1 PXIe interface

There are an external trigger in the backplane of the PXIe version of ADQ7DC. The DSTAR signals are dedicated matched trigger lines from the system timing slot. To use these triggers, a dedicated timing generation board has to be used in the system timing slot. The TRIG bus is a general bus in the backplane which can be used for triggering. The ADQ support connection to port 0 and port 1 of that bus.

The backplane trigger support both input and output triggers. These operations are independent and can be used simultaneously.





#	DESCRIPTION	USER COMMAND	REF
а	Backplane Trigger bus and DSTAR connections		
b	Set direction for each port in the backplane	SetDirectionPXI	
с	Output: Select output port for trigger output signal	SetupTriggerOutput	4.11
d	Output: This is the source for the trigger output signal	SetupTriggerOutput	4.11
е	Input: Select port for trigger sources	SetTriggerMaskPXI	
f	Input: The backplane trigger signal is OR:ed from the selected ports		
g	Input: this is the backplane trigger to the trigger module	SetTriggerMode	4.1

Figure 17: Trigger in the PXIe backplane.

### 4.8.2 MTCA.4 interface

The MLVDS lines, port 17 to 20, can be used as trigger input or output, **Figure 18**. The backplane trigger support both input and output triggers. These operations are independent and can be used simultaneously.





#	DESCRIPTION	USER COMMAND	REF
а	Backplane MLVDS bus		
b	Set direction for each port in the backplane	SetDirectionMLVDS	
с	Output: Select output port for trigger output	SetupTriggerOutput	4.11
d	Output: This is the source for the trigger output signal	SetupTriggerOutput	4.11
е	Input: Select port for trigger sources	SetTriggerMaskMLVDS	
f	Input: The backplane trigger signal is OR:ed from the selected ports		
g	Input: this is the backplane trigger to the trigger module		4.1

Figure 18: MLVDS port 17 - 20 as trigger signals.

# 4.9 Level trigger

The level trigger allows data-driven acquisition. When the data on a selected channel crosses the trigger level, all channels on the ADQ is triggered<sup>1</sup>, **Figure 19**. The level trigger is set to trigger on rising or falling edge. Here, rising edge is illustrated.

<sup>1.</sup> Firmware option FWPD offers a channel independent level trigger. See specific documentation in form of user guides [8] and application note [7].





#	DESCRIPTION	USER COMMAND	REF
а	When the signal passes the trigger level, a trigger event is generated and the first record is captured.	SetupLevelTrigger	4.9.1
b	During the record, incoming triggers are ignored.		
С	When the signal passes the trigger level, a trigger event is generated and the second record is captured. Re-triggering is also controlled by a hysteresis function.	SetupLevelTrigger	4.9.3

Figure 19: Level trigger introduction.

#### 4.9.1 Setting the level trigger level

The level is given in digital codes:

```
LEVEL_CODE = ANALOG_TRIGGER_LEVEL / ( ACTUAL_ANALOG_RANGE / 2 ) * 2^15 (8)
```

The *ACTUAL\_ANALOG\_RANGE* is the analog full scale range. If a DC-offset is used at the input, add the *DC\_OFFSET\_CODE* from (4).

#### 4.9.2 Level trigger and DBS

The Digital Baseline Stabilizer, DBS, compensates for fluctuations in the baseline. The DC level is then set by a parameter *DBS\_CODE* into DBS. The level trigger is set relative to the analog baseline as:

ANALOG_STEP = ANALOG_TRIGGER_LEVEL - ANALOG_BASELINE	(9)
LEVEL_CODE = DBS_CODE + ANALOG_STEP / ( ACTUAL_ANALOG_RANGE / 2 ) * 2^15	(10)

#### 4.9.3 Controlling noise sensitivity

The level trigger is sensitive to noise since it can detect a step as small as one digital code. This can cause unwanted triggering. The noise sensitivity is controlled by a hysteresis function, **Figure 20**. After triggering, the signal has to cross a reset level before it can trigger again.

Setting the reset level far from the trigger level will give a robust trigger.

Setting the reset level close to the trigger level will give a sensitive trigger.





#	DESCRIPTION	USER COMMAND	REF
а	The level trigger has a hysteresis function to avoid false triggering on noise.		4.9.3
b	When the signal passes below the <i>RESET_LEVEL_CODE</i> , the ADQ may trigger again.		
с	Trigger position is the first sample above the trigger LEVEL_CODE		
d	Set the trigger <i>LEVEL_CODE</i> .	SetupLevelTrigger	4.9.1
е	Set the trigger RESET_LEVEL_CODE.	SetupLevelTrigger	4.9.3

Figure 20: Trigger reset level.

# 4.10 Internal trigger

The internal trigger generates a periodic trigger signal. The internal trigger period is specified in number of samples.

Note that if the internal trigger signal used as a trigger output, the actual output signal is updated at the Data Clock rate. This may appear as jitter on the output. It is recommended to use a period that is a multiple of the Data Clock is the internal trigger shall drive external equipment.

# 4.11 Trigger output

The trigger output signal is intended for triggering external equipment connected to the ADQ to build a synchronized system. It can also be used for indicating that a trigger event occurred in the digitizer. The trigger output is updated at the rate of the Data Clock.

The trigger output function consists of two parts:

- The first part selects the source of the trigger output signal.
- The second part selects the physical output port for the trigger output signal.

Note that the trigger output is the same physical TRIG connector as the external trigger input.

### 4.11.1 Trigger output port selection

The trigger output port is selected to one of these ports:

- Trigger connector on the front panel. Note that the trigger output is the same physical TRIG connector as the external trigger input.
- PXIe backplane triggers, Section 4.8.1.
- MTCA.4 MLVDS triggers in the backplane, Section 4.8.2.

The availability of these ports depends on the interface option for the digitizer.



### 4.11.2 Frame sync output on SYNC connector

The frame sync feature enables grouping of trigger signals into frames or blocks or lines. The name for this feature relate to the actual application. This function can, for example, be used in scanning threedimensional measurements where a record is the first dimension, the trigger is the second and the frame sync is the third dimension.

The frame sync count triggers and output a signal at a certain period. The period is measured in trigger events.

#### 4.11.3 Trigger event indicator

The trigger output can be used for indicating that trigger event occurred in the digitizer. A trigger event is some event that causes the digitizer to trigger. When used as a trigger event indicator all trigger events are presented at the trigger output port, **Figure 21** (a, b) illustrates how trigger events appear at the trigger output. The trigger events at **Figure 21** (c) will generate a record. The event **Figure 21** (d), however, occurs while the recording is ongoing and will thus not generate a record.

Note that the timing of the trigger event in the capturing of a record is based on the Sample Clock but the trigger output is based on the Data Clock.



#	DESCRIPTION	USER COMMAND	REF
а	Level trigger generates trigger events.		
b	Trigger output of the the level trigger events.	SetupTriggerOutput	
С	Accepted trigger events create records.		
d	This trigger event is falling within the recording and is discarded by the acquisition control. This trigger will not create any new record.		

Figure 21: Trigger event output for a level triggered system.

#### 4.11.4 Triggering external equipment with internal trigger

Triggering external equipment and the digitizer with the internal trigger may be done in two ways; internally, **Figure 22** and externally, **Figure 23**.

The internal connection is preferred when the trigger is only used for triggering the digitizer. The triggering is then done inside the FPGA as a logical signal and the trigger time is guaranteed to be exact on the expected sample.

The external connection is preferred when the trigger is used for triggering both the digitizer and the external equipment. Then the ADQ will listen to the same physical signal as the external equipment is using.





Figure 22: Internal routing of internal trigger.



Figure 23: External routing of internal trigger.



### 4.11.5 Distributing level trigger

Multiple boards may be triggered by a level trigger on one channel in one of the digitizers. This mode is intended for systems with a reference event on one channel that starts the acquisition on all channels.

It may also be used for designing a high precision trigger. The trigger event on channel D in **Figure 24** is recorded on the channel D. The trigger timing is then calculated with high precision using interpolation.



#	DESCRIPTION	USER COMMAND
а	Select a channel as level trigger.	SetupLevelTrigger
b	Select level trigger as trigger out.	SetupTriggerOutput
С	Internal hardware connection trigger out to trigger in (shared SMA connector).	
d	Select external trigger for triggering	SetTriggerMode
е	External cable connection to other digitizers.	
f	Select external trigger for triggering.	SetTriggerMode

Figure 24: Distributing level trigger.



# 5 CLOCK

## 5.1 Clock domains

Different parts of the digitizer system operate on different clocks. The core of the clocking system is the clock reference. This is the phase and frequency reference of the digitizer system. It is possible to use different clock reference sources to meet the requirements of different applications.

The sampling clock is generated based on clock reference and drive the ADCs. This clock is important for the signal quality since any timing deviation (jitter) will impact the actual time of the sample.

The trigger signal is sampled by a separate clock at a higher frequency than the sampling clock. This is to achieve a good timing resolution of the trigger. This frequency is the highest in the digitizer and is also the base for the timestamp.

The FPGA cannot operate at the high rate of the sampling clock. Instead the data processing operate on a derived lower frequency denoted Data Clock and several samples are processed in parallel to maintain the throughput. The Data Clock is also synchronized to the clock reference.

Finally the host PC interface also operate on a different clock. The PCIe system clock is provided from the PCIe bus. This part of the design is not phase-locked to the sampling clock.



#	DESCRIPTION	TYPICAL FREQUENCIES	REF
а	Clock reference.	10 MHz	5.2
b	Clock generator that generates several frequencies.		5.6
с	Various interfaces.		4.7
d	The ADC operates on sampling clock.	5, 10GHz	
е	The trigger operates on the trigger clock.	20 GHz	4
f	Other interfaces operate on the Data Clock.	312.5 MHz	46
g	The FPGA operate on the Data Clock.	312.5 MHz	
h	The host PC operate on an independent clock.	125 MHz (PCIe)	
i	The clock generation for the host interface depend on interface type.		

Figure 25: Clock system overview

# 5.2 Flexible clock network

The preferred clock method is a systems design parameter and teh digitizer supports many options. The clock system of the digitizer consist of two key parts; the clock reference and the clock generator. The clock reference is a low frequency (10 MHz) high-precision and high-stability signal that sets the accuracy of the clocks in the digitizer. The clock generator translates the frequency of the clock refer-



ence to the sampling clock rate. The digitizer supports its specified sample rate only. This sample rate can be tuned to allow phase locking to external equipment.

To reduce the sample-rate, a sample skip function is available.

Block diagrams of the clock network for ADQ7DC is given in Figure 26.



#	DESCRIPTION	USER COMMAND	REF
а	The SMA connector is common for external clock reference input, external clock input and external reference output.	SetClockInputImpedance	5.5
b	Selecting the usage of the external connector is implicit from setting up the clock system.		
С	The internal clock reference is a high performance VCTCXO.		5.4
d	PXIe and MTCA.4 support clock reference from the backplane		5.5
е	Select which clock reference source to use.	SetClockSource	
f	The external clock reference is cleaned from jitter.		
g	The internal clock generator.		5.6
h	Select which clock source to use	SetClockSource	5.7
i	Reduce sample rate with sample skip.	SetSampleSkip	5.9
j	Turn on clock reference output. Note that the connector is shared with the clock reference input.	EnableClockRefOut	5.8

Figure 26: ADQ7 clock network.

### 5.3 Front panel SMA connector

The front panel SMA connector is used for external clock reference input, direct external sampling clock input or clock reference output. The input impedance is 50  $\Omega$  to match the cable impedance. It can be set to high impedance (200  $\Omega$ ) for using a bussed clock distribution (see **Figure 16**).

The high impedance mode allow that one digitizer can act as clock reference for two other digitizers. If the source of the clock reference has a high power, more digitizers can be connected in the bussed networks.

### 5.4 Internal clock reference

The internal clock reference is a high accuracy VCTCXO at 10 MHz.

### 5.5 External clock reference

The free running internal clock reference of the digitizer offers high precision and is suitable for most measurements. However, for some applications an absolute phase-lock to other parts of the system may be necessary. To support that, the ADQ offers several options to accept an external clock reference. A long-term phase stability to other equipment is then guaranteed.



The connector on the front panel accepts a clock reference from external equipment. The clock reference quality is improved in a jitter cleaning circuitry. To match the tuning of the jitter cleaning circuitry the clock reference has to be 10 MHz.

The PXI Express and MTCA.4 allows clock reference input from the backplane, and can then benefit from the infrastructure of the chassis.

### 5.6 Internal clock generator

There is an internal high quality clock generator that is used for generating the Sampling Clock for the A/D converters. The data and trigger clocks are also generated by this clock generator.

## 5.7 External clock

If the system is designed with an external high quality signal it may be used for clocking the ADQ. The external clock frequency must be 2.5 GHz for both 5 GSPS and 10 GSPS modes.

If an external clock source is used, all the internal clocks are generated from that to maintain the phase and frequency ratio.

### 5.8 Clock reference output

In addition to the synchronization solution with an external clock reference source, the digitizer can also act as master and output its clock reference to external equipment. The selected clock reference source will then be present at the clock connector on the front panel. Note that the connector is shared with clock input.

### 5.9 Sample skip

The data rate out from the A/D converter is set by the sample rate of the digitizer. The data rate can be reduced by the sample skip function. Setting the sample skip factor to, for example, 4 means that every 4th sample is kept and the others are discarded. This will efficiently reduce the data rate.

Note that there is no decimation filter in this function. Decimation filter is available in the –FW4DDC firmware option.



# 6 GPIO

The General Purpose Input and Output (GPIO) are digital signals available from the front panel of the digitizer. The user assigns a function to these pins, either in the firmware through the ADQ Development Kit or from software.

The digitizer offers several levels of GPIO

- 1. GPIO through multiple usage of TRIG and SYNC connectors, **Section 6.1**.
- 2. Dedicated GPIO connector, Section 6.5.

Note: The GPIO connector configuration is different for different options, Table 4.

CONNECTOR WITH	GENERAL OPTION	INTERFAC	CE OPTION			
GPIO SUPPORT		–USB	-PCIE	–PXIE	-MTCA	-10GBE
TRIG	Any	Yes	Yes	Yes	Yes	Yes
SYNC	Any	Yes	Yes	Yes	Yes	Yes
GPIO connector	Any	-	Yes	Yes	-	-

Table 4:GPIO function availability.

# 6.1 GPIO with TRIG and SYNC

The connectors for TRIG and SYNC can be used as GPIO. The process is illustrated in the block diagram in **Figure 27**.



#	DESCRIPTION	USER COMMAND	REF
а	The external pin is automatically connected to the activated function.		6.2
b	The GPIO input function always reads the state of the pin. The GPIO output function is activated by the user.	SetDirectionGPIOPort	6.2 6.3
с	The user may access the pin by reading and writing from the software.	ReadGPIOPort WriteGPIOPort	6.2 6.3
d	The user may build firmware in the ADQ Development Kit for real-time interaction with the GPIO signals. Then GPIO is accessed through register access commands.	ReadUserRegister WriteUserRegister	6.4

Figure 27: Using front panel connector TRIG as GPIO. The connector SYNC operates in the same way.

# 6.2 Using GPIO as a trigger

The GPIO can be used for sending a trigger command from the application software to an external device. In such a situation this GPIO signal can also be used for triggering the digitizer itself synchronous to the external device. This is possible since the external trigger input logic always listen to the signal on the TRIG connector. The following example illustrate how to trigger the digitizer and an external device through GPIO function on the TRIG connector.



Example 3: Triggering the digitizer and an external device with GPIO

- 1. Connect a cable from the TRIG connector to the external device.
- 2. SetTriggerMode("external trigger") /\* This will activate the trigger module to listen to TRIG"
- 3. SetDirectionGPIOPort("output") /\* This enables output on TRIG connector\*/
- 4. ArmTrigger
- 5. WriteGPIOPort("1") /\* This sends a signal on the TRIG connector that triggers the devices\*/

The GPIO input function always listen to the trigger pin. This means that the external trigger pin value can always be read from the GPIO function *ReadGPIOPort*.

### 6.3 Output

The output is activated through the software command *SetDirectionGPIOPort* and the signal level is set by *WriteGPIOPort*. The input function *ReadGPIOport* will then return the output level.

### 6.4 GPIO in ADQ Development Kit

The GPIO signals from TRIG and SYNC are available in the ADQ Development Kit for real-time interaction with the signal flow.



# 6.5 Dedicated GPIO connector on form factor –PCIe or –PXIe

### This section is only valid for ADQ7 hardware with options –PCle or –PXle.

In addition to the GPIO functions of TRIG and SYNC signals there is a HD-DSUB connector with additional GPIO connections. The GPIO signals are available in the software development kit for integration in the user's application software. The signals are also available in the ADQ Development Kit for integration in real-time firmware.

The HD-DSUB on the front panel is a 44-pin connector with 12 single-ended individually controlled bidirectional signal, 2 LVDS inputs, 4 LVDS outputs and 2 LVDS clock capable inputs. The GPIO connections are described in **Figure 30**.

The structure for the single-ended pins is shown in Figure 28 and for the LVDS pins in Figure 29.



#	DESCRIPTION	USER COMMAND
а	There are 12 individually controlled external GPIO signals.	
b	GPIO input function always reads the state of the pin. The GPIO output function is activated by the user.	SetDirectionGPIOPort
с	The user may access the pin by reading and writing from the software.	ReadGPIOPort WriteGPIOPort
d	The user may build firmware in the ADQ Development Kit for real-time interaction with the GPIO signals. Then GPIO is accessed through register access commands.	ReadUserRegister WriteUserRegister

#### Figure 28: ADQ7 structure of each of the 12 single-ended pins available with options –PCIe and –PXIe.



#	DESCRIPTION	USER COMMAND
а	There are 2 LVDS inputs, 2 LVDS clock capable inputs, and 4 LVDS output signals in the connector.	
b	The direction is fixed for these pins	
С	The user may access the pin by reading and writing from the software.	ReadGPIOPort WriteGPIOPort
d	The user may build firmware in the ADQ Development Kit for real-time interaction with the GPIO signals. Then GPIO is accessed through register access commands.	ReadUserRegister WriteUserRegister

#### Figure 29: ADQ7 structure of each of the 12 single-ended pins available with options –PCIe and –PXIe.



$\frown$								
	1	GPDIC0_P	LVDS input / clock	16	GND	31	GPIO0	Single-ended 3.3 V
	2	GPDIC0_N	LVDS input / clock	17	GND	32	GPI01	Single-ended 3.3 V
020	3	GPDI1_P	LVDS input	18	GND	33	GPIO2	Single-ended 3.3 V
	4	GPDI1_N	LVDS input	19	GND	34	GPIO3	Single-ended 3.3 V
	5	GPDI2_P	LVDS input	20	GND	35	GPIO4	Single-ended 3.3 V
KOX	6	GPDI2_N	LVDS input	21	GND	36	GPIO5	Single-ended 3.3 V
	7	GPDIC3_P	LVDS input / clock	22	GND	37	GPIO6	Single-ended 3.3 V
	8	GPDIC3_N	LVDS input / clock	23	GND	38	GPI07	Single-ended 3.3 V
	9	GPDO4_P	LVDS output	24	GND	39	GPI08	Single-ended 3.3 V
$ 0\rangle0 $	10	GPDO4_N	LVDS output	25	GND	40	GPIO9	Single-ended 3.3 V
	11	GPDO5_P	LVDS output	26	GND	41	GPIO10	Single-ended 3.3 V
	12	GPDO5_N	LVDS output	27	GND	42	GPIO11	Single-ended 3.3 V
IÕ Õ Õ	13	GPDO6_P	LVDS output	28	GND	43	VDD	3.3V 250mA
	14	GPDO6_N	LVDS output	29	GND	44	VDD	3.3V 250mA
KOX	15	NC	NC	30	GND			
				1		1		
30 44								
(15)								

Figure 30: ADQ7 GPIO connector on ADQ7–PXIe and ADQ7–PCIe versions.



# 7 ACQUISITION CONTROL

The acquisition control consists of two partly independent parts;

- acquisition of data in a record
- transfer to host PC.

Figure 31 shows the flow of data through acquisition and data transfer.



#	DESCRIPTION	REF
а	The A/D converter digitizes the analog signal and generate a flow of data.	
b	The acquisition engine manages the data acquisition and builds records of the data. Select acquisition mode: Continuous streaming Triggered streaming Multi-record	7.3
С	The transfer of data to the host PC delivers data in buffers for the user. Select mode of data transfer: Streaming (Real-time driven) Scheduled (Multi-record)	7.4
d	User's application reads data and headers for further processing and/or storage.	7.1, 7.5,

Figure 31: Acquisition control and data transfer.

### 7.1 Multi-thread notice

Note that the digitizer does not support multi-threaded applications. In the triggered streaming mode, however, a multi-threading programming style has advantages. In such an application, make sure that only one thread communicates with the digitizer at a time.

In the example in **Section 7.4.1**, one thread handles the control of the digitizer. The other thread only processes data.

Example code available with the digitizer is sometimes written with several threads. Study these examples carefully to see how multi-threading can be used.

# 7.2 Acquisition memory

The acquisition memory, Figure 32, is of size 4 GBytes.

The memory is shared by all activated channels which means that if only one channel is activated, the entire memory is available for that channel.

The data memory is also shared between data and headers, **Table 5**. A header contains information about the data record, for example, timestamp and channel number. The headers can be setup in two different modes:

- In the normal mode, the headers are activated. This mode is recommended for all standard acquisition modes.
- In the raw mode, there are no headers and all available memory is used for data. The raw mode is only recommended for custom firmware built in the ADQ Development Kit.



The memory is organized as a FIFO where it is possible to record data and read out data simultaneously. This is called readout-while-recording and is available both in multi-record and streaming mode. If the readout process is as fast as the acquisition process, the memory size does not impose any limitations.

If readout is scheduled after recording, the total data set from the measurement has to be limited to 4 GBytes to fit in the acquisition memory.



#	DESCRIPTION	USER COMMAND	REF
а	The channel mask selects which channels to record and which to discard.	SetStreamConfig MultiRecordSetChannelMask	
b	The header generator apply header information to each record. Select to turn headers on or off.	SetStreamConfig	
С	The acquisition memory is a DRAM on the digitizer which operate as a FIFO.		

#### Figure 32: Acquisition memory.

ACQUISITION MODE	RECORD SIZE	–2A –4A –2C –4C	–1X –2X
ACQUISITION MODE	RECORD SIZE	ADQ7DC 5 GSPS	ADQ7DC 10 GSPS
Header	< 256 samples	> 5.9 %	> 11 %
Header	> 256 samples	< 5.9 %	< 11 %
Header	Asymptotic lower limit	3.1 %	6.3 %
Raw mode no headers	Any	0 %	0 %

 Table 5:
 Header memory requirement for triggered streaming acquisition mode.

### 7.3 Acquisition modes

There are three main modes of data acquisition:

- Continuous streaming, see Section 7.3.1.
- Triggered streaming, see Section 7.3.2.
- Multi-record, see Section 7.3.3.

### 7.3.1 Continuous streaming acquisition

Continuous streaming means a constant flow of data from the ADQ to the host PC. At a trigger event or start command (software trigger), the recording and data transfer starts, **Figure 33**. This continues until stopped by the user.

Note that the data rate from the ADCs is up to 20 GBytes/s but the data rate to the PC is limited to 6.8 GBytes/s<sup>1</sup>. The continuous streaming mode thus assume some type of data reduction in the ADQ to reduce the data rate to a level that the PC can handle. Some typical methods for data rate reduction are listed below:

<sup>1.</sup> Theoretical limit. Dependent on host PC capacity and PCIe configuration.



- Use sample skip to reduce the data rate.
- Use decimation to reduce data rate. Decimation is sample skip combined with digital filtering to reduce noise and potential aliasing. This method requires the option –FW4DDC.
- Use custom real-time implementation of the firmware in the FGPA. This requires the ADQ Development Kit.

Data transfer	◀
Triggers	
Continuous data (at reduced data rate)	

#### Figure 33: Continuous streaming timing.

Use continuous streaming when there is a real-time infinite event going on, for example, a radio transmission. Another application is when searching for a rarely occurring event and constantly analyzing data in real time in the host PC for finding that event.

#### 7.3.2 Triggered streaming acquisition

The triggered streaming is similar to the continuous streaming except that the data is cut into records. Each record is recorded at a trigger event and has a limited distribution in time. Each record has a header with timing information. The effective data rate to the PC is set by the trigger rate in combination with the length of the record.

The acquisition memory has an important role for triggered streaming; handle bursts of triggers. Readout of a record can start as soon as the recording has started.



### Figure 34: Triggered streaming timing.

Use triggered streaming when a short re-arm time is critical. Or when the acquisition is driven by realtime external events.

### 7.3.3 Multi-record acquisition

In the multi-record mode, a record is recorded into the acquisition memory and read out on request from the user. The multi-record mode is straight forward to implement and is easy to use if the data set is smaller than the on-board memory.

Readout only can start when the complete record is captured and is always initiated from the user's application.

Data transfer		$\longleftrightarrow$	← →	← → ◆		
Record data	•					
Triggers	<b>↑</b>	<b></b>	1	<b>↑</b>	<b>↑</b>	
Records						

### Figure 35: Multi-record timing.



# 7.4 Data transfer modes

The data transfer can be set up in two main ways:

- Event-driven streaming, see Section 7.4.1.
- User-scheduled multi-record, see Section 7.4.2.

### 7.4.1 Streaming data transfer mode

The streaming mode is preferred for high-performance event-driven data transfer. This is the main mode for both continuous streaming (Section 7.3.1) and triggered streaming (Section 7.3.2) acquisition. The flow is driven by the real-time acquisition in the digitizer. The software is set up to be prepared to receive and process data when it arrives. Since the PC is not a real-time system, the data buffer (Section 7.2) on the ADQ is necessary. Each processing step in the software has to complete on time. Otherwise there is a risk of overflow in the FIFO on the digitizer.





#	DESCRIPTION
$\pi$	

Ħ	
а	The A/D converter delivers a stream of data into the acquisition engine.
b	The acquisition engine applies triggers, headers, etc.
с	Data is sent in real-time to the FIFO on the ADQ.
d	The DMA is set up to transfer data to the PC.
е	Kernel buffers in the host PC receives the data form the digitizer.
f	The ADQAPI is set up to wait for incoming data and is ready to process it directly. The ADQAPI receives the data and do necessary pre-processing, for example, lost packages, headers, and sends data to the user's buffers.
g	User's buffers in RAM. These are accessed via API commands.
h	The user's application thread is set up to wait for data and process the data as soon as it is available. This is application specific code.
i	Example of output devices.
j	User's control thread set up the system and starts and stops the user's application thread. Note that only this
	thread communicates with the digitizer.

#### Figure 36: Block diagram of triggered streaming acquisition and streaming data transfer.

Block diagram and timing of a streaming data transfer is in **Figure 36** and **Figure 37**. First, the entire path for data processing, DMA, API and user's application thread is set up to receive the data. Then the acquisition is set up and armed by the user's control thread.

In case of a burst trigger scenario, several records may be recored into the FIFO while the previous records are transferred to the host PC. The FIFO will handle the load as long as the average data rate is maintained within limits.





### Figure 37: Timing of triggered streaming acquisition and streaming data transfer.

Note that the boxes for each stage in **Figure 37** are drawn a little shorter that the above stage. This is to illustrate that the task must finish in time to be ready to receive the next record. The timing in the diagram is set by the incoming trigger events.

### 7.4.2 User-scheduled data transfer mode

In the user-scheduled mode the data flow is controlled by the user in a schedule. The user first sets up the digitizer, then starts the acquisition, and after that requests the data. This is the straight forward method if the total amount of data is less than the data buffer size (Section 7.2), that is, it can be stored in the buffer of the digitizer.

Note that if using readout while recording, the multi-record is not automatically limited by the data buffer size.

A block diagram of triggered streaming acquisition and user-scheduled data transfer is given in **Figure 38**.





#	DESCRIPTION
а	A/D Converter delivers a stream of data int the acquisition engine.
b	The acquisition engine applies triggers, headers, etc.
С	Data is sent in real-time to the FIFO on the ADQ.
d	The DMA transfers data to the PC when requested by the user.
е	Kernel buffers in the host PC receives the data form the digitizer.
f	The ADQAPI receives incoming data and do necessary pre-processing, for example lost packages, and sends data to the user's buffers.
g	User's buffers in RAM. These are accessed via API commands.
h	The user's application sets up the digitizer for acquiring data. Then the software requests the acquired data and perform application specific processing. This is the user's software.
i	Examples of output devices.

Figure 38: Block diagram of user-scheduled data transfer.

The timing of a user-scheduled multi-record transfer is in **Figure 39**. The acquisition is set up and armed. The user's software checks for available records. The available records can be transfered with the *GetDataWHTS* command<sup>1</sup>.

<sup>1.</sup> WHTS stand for 'with header and timestamp'.





#### Figure 39: Timing of user-scheduled data transfer.

### 7.4.3 Transfer buffers

The data transfer buffers are the kernel buffers in **Figure 36** and **Figure 38**. These buffers are used by the DMA and the ADQAPI to transfer the data from the ADQ digitizer to the host PC.

The transfer buffers are owned and managed by the ADQAPI, but the user sets the size and number of buffers with the command *SetTransferBuffers*.

### 7.4.4 User's buffers

The user's buffers in **Figure 36** and **Figure 38** are allocated and managed by the user. The ADQAPI recreates the data record and puts the result in these buffers.

Create the buffers using *malloc*. Then provide the pointers of these buffers to the ADQAPI through the commands *GetDataStreaming* (for triggered streaming Section 7.4.1) or *GetDataWHTS* (for multi-record Section 7.4.2).

The user's buffers consist of two sets of buffers; one for header information and one for data. The header is always 40 bytes per record and the content is described in **Section 7.6**. The data buffer size is depending on the amount of data in each record. For FWDAQ, the record size is always constant and the buffer size can be set to match the record size. For FWPD, the record length may vary between records. The data buffer size cannot be matched to the data. The example code in ADQAPI\_example<sup>1</sup> illustrate how to handle data buffers in general.

### 7.5 Users application software consuming data

The users application can consume the data in different ways. Some examples are in **Figure 40**. The component "disk" is used for illustrating the end point for the data. It may also be a display or some other device such as an alarm.

<sup>1.</sup> The ADQAPI\_example is found in the folder installation of the digitizer software.



7.6



c Header and data is analyzed in real-time and only requested parameters are stored.

Figure 40: Data flow through the system

# 7.6 Record header

### 7.6.1 Metadata

The record header contains the information described in **Table 6**. Example code is available to pack this information to a header and write to disk. The example C-code defines a struct which reads the header information from the header buffer.

PARAMETER	FORMAT	DESCRIPTION	REF
Record Status	Byte	Over/under range, FIFO fill factor and lost data.	7.6.2
User ID	Byte	A user-configurable value to identify the ADQ unit.	7.6.3
Channel	Byte	The channel number.	7.6.5
Data format	Byte	Information about data.	7.6.5
Serial number	uint32	Serial number of the ADQ digitizer.	7.6.4
Record number	uint32	The current record number.	7.6.6
SAMPLE_PERIOD	int32	Time between two samples in steps of 25 ps.	4.3
TIME_STAMP	uint64	Timestamp of trigger event in steps 25 ps.	4.3
RECORD_START	int64	Time between trigger event and record start in steps 25 ps.	4.3
Record length	uint32	Length in number of samples of data in record.	7.6.8
General purpose	uint16	Usage varies with option.	
vector			
Timestamp reset	uint16	Number of times that the timestamp was reset.	4.3.2

#### Table 6:Header data.

### 7.6.2 Record Status

The status parameters indicates if the record was transferred correctly, Table 7.

Over-range or under-range condition within the data is indicated. Over-range and under-range can appear at various stages in the signal chain and the result is not easy to predict. A more detailed description of over-range and under-range is in **Section 7.7**.



FIFO fill factor is indicated. This is useful when tuning a data-driven process to avoid FIFO overflow and still get maximum efficiency from the experiment. For very long records, the maximum fill factor during the record is given.

If there is an overflow in the FIFO on the digitizer, data will be lost. The *LOST\_DATA* bits inform about this.

OVER RANGE	R FIFO GE FILL		LOST DATA		TA	DESCRIPTION	COMMENT		
7	6	5	4	3	2	1	0		
0								No over-range detected	
1								Over/under-range detected	Anywhere in the data.
	Х	Х	Х					FIFO fill factor	Steps of 12.5%. 111 means > 87.5% and 000 is below 12.5%.
				0	0	0	0	No lost data	
							1	Lost record	The software has generated a header with no data to indicate a lost record.
						1		Lost data in beginning of the record	The start of the record is missing. Timestamp information is also missing.
					1			Lost data in the middle of the record	One or many section(s) anywhere inside the data is missing.
				1				Lost data in the end of the record	

### Table 7: Status.

### 7.6.3 User ID

User ID is a custom byte that can be set by the user. Set this parameter by the *EnableUseOfUserHeaders* command.

### 7.6.4 Serial number

The serial number is the serial number of the ADQ hardware. The serial number is printed on a label on the digitizer in the form "S/N SPD-04004". The serial number field is the number part, that is 04004.

### 7.6.5 Channel

This is an indication of from which channel the record originates. The first numbers of the channel parameter are reserved for the physical channels. The remaining combinations are available for ADQ Development Kit users to create artificial channels.

#### 7.6.6 Record number

The Record number is counting the number of records captured from the power-up of the digitizer. The record number will wrap at  $2^{32}$ -1 and start at 0. The user has to keep track of this wrap if necessary.

### 7.6.7 Data format

The header data parameter 'Data format' (**Table 6**) informs the user on how to interpret data. Allowed values are given in **Table 8**.

VALUE	DESCRIPTION
0	16 bits data word in two's complement
1	32 bits data word in two's complement

#### Table 8: Data formats

#### 7.6.8 Record length

This is the length of the data record in number of samples. Use the field Data Format to calculate the length in bytes.



# 7.7 Over-range and under-range

The over/under-range bit in the header indicates that over-range or under-range occurred at one or several samples within the record and at any stage in the signal chain. The result of the over-range is not straightforward to predict, see **Example 6**.

*Example 6:* **Figure 41** shows under-range in ADC before the Offset calibration. The result is that the digital code where the under-range occurred is not the maximum code.



Figure 41: Under-range in the ADC calibration.



# 8 HOST PC CONNECTION

The host PC connection is either USB or PCI Express. From the programmers' perspective, there is no difference which interface to use. It only matters when the data rate to the host PC is critical.

A general software that takes the interface into account can use the *IsUSBDevice*, *IsUSB3Device* and *IsPCIeDevice* commands to check the present connection.

### 8.1 USB interface

The ADQ may be connected to a USB2.0 or USB3.0 port in the host PC. The USB connection is internal in the –PCIE and –PXIE versions of the digitizer. It is intended for firmware upgrade is the PCIe firmware upgrade fails. It is also possible to use this interface for debugging if the PCIe link is not responding properly.

### 8.2 PCI Express interface

The –PCIE, –MTCA, and –PXIE versions of the digitizer use PCI Express electrical interface to communicate with the host PC. Generation 1, 2, and 3 up to 8 lanes is supported by the digitizer.

### 8.3 Using several units

### 8.3.1 Using several digitizers from a single application.

Several digitizers can be connected to the same PC.

Each unit is then available and can be accessed individually.

Each software command contains a pointer to the control unit for all ADQ digitizers and an instance number that points out the current ADQ.

To identify a specific unit, read the serial number *GetBoardSerialNumber*. This gives a mapping between the instance number and a physical unit.

The record header (**Table 6**) contains a byte field (User ID) where the user can set an identifier for each card. This gives a mapping between physical unit and data.

### 8.3.2 Using several digitizers from a several applications.

When several separate applications or threads are used for talking to different digitizers the commands *ListDevices* and *OpenDevice* has to be used. *FindDevices* will not work since *FindDevices* locks all available digitizers to the same application.



# 9 **REFERENCES**

- [1] 16-1692 ADQ7DC Datasheet
- [2] 14-1351 ADQAPI Reference guide
- [3] 08-0214 ADQAPI User guide
- [4] 18-2104 ADQ7-FWATD application note
- [5] 17-1957 ADQ7-FWATD user guide
- [6] 18-2059 ADQ7 updater user guide
- [7] 18-2118 FWPD application note
- [8] 18-2132 ADQ7-FWPD user guide
- [9] 16-1790 Application note: Connecting a detector to a 14-bit digitizer
- [10] 17-2010 ADQ7 Development Kit user guide



### **Important Information**

Teledyne Signal Processing Devices Sweden AB (Teledyne SP Devices) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to Teledyne SP Devices' general terms and conditions supplied at the time of order acknowledgment.

Teledyne SP Devices warrants that each product will be free of defects in materials and workmanship, and conform to specifications set forth in published data sheets, for a period of one (1) year. The warranty commences on the date the product is shipped by Teledyne SP Devices. Teledyne SP Devices' sole liability and responsibility under this warranty is to repair or replace any product which is returned to it by Buyer and which Teledyne SP Devices determines does not conform to the warranty. Product returned to Teledyne SP Devices for warranty service will be shipped to Teledyne SP Devices at Buyer's expense and will be returned to Buyer at Teledyne SP Devices' expense. Teledyne SP Devices will have no obligation under this warranty for any products which (i) has been improperly installed; (ii) has been used other than as recommended in Teledyne SP Devices' installation or operation instructions or specifications; or (iii) has been repaired, altered or modified by entities other than Teledyne SP Devices. The warranty of replacement products shall terminate with the warranty of the product. Buyer shall not return any products for any reason without the prior written authorization of Teledyne SP Devices.

In no event shall Teledyne SP Devices be liable for any damages arising out of or related to this document or the information contained in it.

TELEDYNE SP DEVICES' EXPRESS WARRANTY TO BUYER CONSTITUTES TELEDYNE SP DEVICES' SOLE LIABILITY AND THE BUYER'S SOLE REMEDY WITH RESPECT TO THE PROD-UCTS AND IS IN LIEU OF ALL OTHER WARRANTIES, LIABILITIES AND REMEDIES. EXCEPT AS THUS PROVIDED, TELEDYNE SP DEVICES DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING ANY WARRANTY OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT.

TELEDYNE SP DEVICES DOES NOT INDEMNIFY, NOR HOLD THE BUYER HARMLESS, AGAINST ANY LIABILITIES, LOSSES, DAMAGES AND EXPENSES (INCLUDING ATTORNEY'S FEES) RELATING TO ANY CLAIMS WHATSOEVER. IN NO EVENT SHALL TELEDYNE SP DEVICES BE LIABLE FOR SPECIAL, INCIDENTAL OR CONSEQUENTIAL DAMAGES, INCLUDING LOST PROFIT, LOST DATA AND THE LIKE, DUE TO ANY CAUSE WHATSOEVER. NO SUIT OR ACTION SHALL BE BROUGHT AGAINST TELEDYNE SP DEVICES MORE THAN ONE YEAR AFTER THE RELATED CAUSE OF ACTION HAS ACCRUED. IN NO EVENT SHALL THE ACCRUED TOTAL LIA-BILITY OF TELEDYNE SP DEVICES FROM ANY LAWSUIT, CLAIM, WARRANTY OR INDEMNITY EXCEED THE AGGREGATE SUM PAID TO SP BY BUYER UNDER THE ORDER THAT GIVES RISE TO SUCH LAWSUIT, CLAIM, WARRANTY OR INDEMNITY.

#### Worldwide Sales and Technical Support

www.spdevices.com

#### **Teledyne SP Devices Corporate Headquarters**

Teknikringen 6 SE-583 30 Linköping Sweden

Phone: +46 (0)13 465 0600 Fax: +46 (0)13 991 3044 Email: info@spdevices.com

Copyright © 2019 Teledyne Signal Processing Devices Sweden AB. All rights reserved, including those to reproduce this publication or parts thereof in any form without permission in writing from Teledyne SP Devices.