High-Level Synthesis (HLS) in Data Acquisition Systems
Webinar about digitizer FPGA firmware development using HLS
High-level synthesis (HLS) is used to develop firmware for field-programmable gate arrays (FPGAs) in languages such as C. Join our webinar to learn the basics of HLS in the context of high-performance digitizers.
Topics covered in this webinar:
Benefits of onboard FPGA signal processing
FPGA architecture and development basics
Programming languages and development tools
Application areas and signal processing examples
Date: Tuesday, September 27, 2022 Time: 10 AM PDT | 1 PM EDT Duration: 30 minutes
Unable to attend? Register anyway to access the webinar on-demand after the event.
Presenter: Thomas Elter, Senior Field Applications Engineer.
On-Demand Webinars and Previous Newsletters Online
New High-Speed Digitizer With Extended Dynamic Range
ADQ32-PDRX - the first digitizer product that utilizes our new Pulse Detection Range eXtension (PDRX) technology.
ADQ36 is a 12-bit digitizer with software-configurable two- or four-channel mode of operation that offers 5 or 2.5 GSPS sampling rates respectively. It also features a large user-programmable Xilinx Kintex Ultrascale KU115 field-programmable gate array (FPGA).
What are high-performance digitizers and what are they used for? Watch our on-demand webinars to learn more! Topics include product selection considerations, real-life application examples, FPGA firmware, and real-time digital signal processing, system-level aspects, multi-channel systems, and more.