Mass spectrometry performance is often determined by the achievable dynamic range of the underlying data acquisition system, and commercially available analog-to-digital converters (ADCs) often limit performance. A full bandwidth ADC with DC-coupled front-end operating at 2 Gigasample per second (GSPS) typically offers approximately 9 effective number of bits (ENOB). The Pulse Detection Range eXtension (PDRX) approach presented in this poster helps improve the dynamic range by an additional 3 bits. ​

A well-established approach is to acquire the input signal via two paths with different gain settings. The high gain channel is utilized to amplify and capture the low-amplitude portion of the input signal whereas the low gain channel is used to capture the full-scale input signal without causing saturation. Digital gain is then applied inside the onboard field-programmable gate array (FPGA) and the channels are combined to a single digital output with improved ENOB (figures 1 and 2). ​

Figure 1. PDRX Architecture​​​​​​.​


Figure 2. Channel re-combination.​

The signal split utilized in the dual-gain approach causes reflections and ringing. These unwanted artifacts are superimposed with the signal of interest and may partially distort or even completely “hide” the actual signal. By integrating the signal splitter inside the data acquisition board these negative effects can be minimized . It is also crucial to use analog-to-digital converters that can recover from over-range situations within less than one clock cycle. The digitized data is calibrated in the background to track the gain matching.

The increased dynamic range introduces new challenges as previously undetected signals are uncovered. One such example is signal reflections caused by impedance mismatch that may incorrectly be interpreted as ions (figure 3). This and other challenges are addressed with onboard real-time digital signal processing (DSP) for managing reflections at the digitizer (equalizer), reflections at the detector ( echo canceller ), pattern noise suppression, and baseline drift compensation for the AC-coupled detector. ​

Figure 3. Previously undetected signal reflections are uncovered with improved dynamic range.​

Figure 4. Temperature-dependant baseline drift can result in missed pulses if left uncorrected.​

By utilizing two 12-bit analog-to-digital converters we have achieved a dynamic range equivalent to commercial 16-bit converters. Currently available converters are limited to 1 GSPS sampling rate whereas our system supports 2.5 GSPS. We also intend to develop this further in order to reach 5 GSPS with maintained effective resolution and 2.5 GHz analog input bandwidth. This, therefore, corresponds to a five times higher sampling rate than what is available today ​

Resolution [bits] Cha​nnel Count​​​​ Sampling rate [GSPS] ​FPGA​ Interf​ace
ADQ32-PDRX​​ 1 ​​12 ​1 2.5 Xilinx KU040

​PCIe​​​ ​​​​​

1 PDRX utilize a d​ual-gain configuration in order to achieve a dynamic range equivalent to 12 ENOB. ​​​​​​​​​


Digitizers like ADQ3​2-PDRX offer onboard dual-gain signal splitter combined with digital signal processing (DSP) blocks such as digital gain, equalizer, and channel combination inside the FPGA. However, in some cases, customers want to utilize an external signal splitter as illustrated below.​

With LICPDRX, customers gain access to the DSP blocks utilized in PDRX. This optional paid license enables PDRX as an add-on to existing firmware options (FWDAQ, FWPD, etc.) for selected dual-channel digitizers.

The license can be purchased and installed retroactively on existing digitizers using the ADQLicenseUtil tool that is included free of charge in the software suite. Please refer to the digitizer datasheets to determine which specific models that support LICPDRX.