Description
FWDDC is an FPGA‑based digital downconversion (DDC) firmware option designed for frequency-domain applications where signal bandwidth - rather than trigger rate or record length - is the main limiter of the data set. The primary purpose of FWDDC is to reduce the data transfer rate from the digitizer to the host computer in order to respect data transfer link capacity (for example, PCIe) and to simplify post-processing.
Data reduction is achieved by selecting a specific frequency band of interest, mathematically shifting that band to complex baseband (0 Hz), and decimating the resulting in-phase and quadrature (I/Q) data stream. This allows the host application to process a much narrower bandwidth while the digitizer’s front-end continues to sample the analog input at the high rates required by the ADC.
Use case examples:
-
Satellite monitoring and spectrum surveillance (direct RF sampling with digital downconversion of selected bands for baseband analysis)
-
Wideband RF signal capture and channelization (extracting narrowband signals of interest from multi‑GHz bandwidth inputs)
-
Software-defined radio (SDR) and communication systems (real-time downconversion to complex I/Q for demodulation and decoding)
-
Radar and EW signal analysis (frequency translation and decimation to isolate targets or chirps while reducing data throughput)
-
Multi-channel and MIMO systems (synchronized downconversion of multiple RF channels for coherent processing)
-
Automated test and measurement (ATE) (band-selective acquisition and data reduction for faster test cycles and lower storage needs)
-
Real-time spectrum monitoring and interference detection (continuous streaming with FPGA-based downconversion for long-duration captures)
-
Digital receiver prototyping and research (flexible NCO-based frequency tuning and baseband extraction without analog front-end changes)
